A Wide-Range FD for Referenceless Baud-Rate CDR Circuits

被引：7
|
作者：
Yao, Yun-Sheng [1 ,2 ]
Huang, Chang-Cheng [1 ,2 ]
Liu, Shen-Iuan [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2022年 / 69卷 / 01期
关键词：
DH-HEMTs; Clocks; Detectors; Decision feedback equalizers; Time-frequency analysis; Receivers; Monitoring; Baud rate; quarter-rate; clock and data recovery; decision feedback equalizer; frequency detector; GB/S;
D O I：
10.1109/TCSII.2021.3087364
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A wide-range frequency detector (FD) is presented for baud-rate clock and data recovery (CDR) circuits. It achieves a wide frequency capture range, a short lock time, and a low power. By using this FD, a referenceless quarter-rate CDR circuit with a one-tap decision feedback equalizer is fabricated in 40-nm CMOS technology. The active area of this CDR circuit is 0.0999mm(2) and its power is 44mW while the data rate is 16.8Gbps. The calculated energy efficiency of this CDR circuit is 2.62pJ/b.
引用
收藏
页码：60 / 64
页数：5
相关论文
共 50 条
  • [21] A 36Gb/s Adaptive Baud-Rate CDR with CTLE and 1-Tap DFE in 28nm CMOS
    Yoo, Danny
    Bagherbeik, Mohammad
    Rahman, Wahid
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    [J]. 2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 126 - +
  • [22] A 20-Gb/s Jitter-Tolerance-Enhanced Baud-Rate CDR Circuit with One-tap DFE
    Peng, Hsi-Kai
    Liu, Shen-Iuan
    [J]. 2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [23] A 10-Gb/s Reference-Less Baud-Rate CDR for Low Power Consumption With the Direct Feedback Method
    Kim, Yong-Hun
    Lee, Dongil
    Lee, Daewoong
    Kim, Lee-Sup
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (11) : 1539 - 1543
  • [24] A 0.65-to-10.5 Gb/s Reference-Less CDR With Asynchronous Baud-Rate Sampling for Frequency Acquisition and Adaptive Equalization
    Choi, Seungnam
    Son, Hyunwoo
    Shin, Jongshin
    Lee, Sang-Hyun
    Kim, Byungsub
    Park, Hong-June
    Sim, Jae-Yoon
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (02) : 276 - 287
  • [25] A 36-Gb/s Adaptive Baud-Rate CDR With CTLE and 1-Tap DFE in 28-nm CMOS
    Yoo, Danny
    Bagherbeik, Mohammad
    Rahman, Wahid
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    [J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2019, 2 (11): : 252 - 255
  • [26] A 25-Gb/s PAM-4 Baud-rate CDR with High Jitter Tolerance using Shared Sampler Method
    Cho, Seoung-Geun
    Kang, Jin-Ku
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (03) : 208 - 217
  • [27] A 14-28 Gb/s Reference-less Baud-rate CDR with Integrator-based Stochastic Phase and Frequency Detector
    Jung, Woosong
    Shim, Minkyo
    Roh, Seungha
    Jeong, Deog-Kyoon
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [28] Design Techniques for 48-Gb/s 2.4-pJ/b PAM-4 Baud-Rate CDR With Stochastic Phase Detector
    Ju, Haram
    Lee, Kwangho
    Park, Kwanseo
    Jung, Woosong
    Jeong, Deog-Kyoon
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (10) : 3014 - 3024
  • [29] FBG wide-range and high rate interrogation method
    Giordana, Alejandro A.
    Sicre, Enrique E.
    Duchowicz, Ricardo
    [J]. 2014 IEEE BIENNIAL CONGRESS OF ARGENTINA (ARGENCON), 2014, : 171 - 173
  • [30] A 2 Gbps to 12 Gbps Wide-Range CDR with Automatic Frequency Band Selector
    ChaoYe WenWei Hethe Graduate SchoolHuazhong University of Science and TechnologyWuhan ChinaZhiGe ZouJianMing LeiXueChen Zou the Department of Electronic Science and TechnologyHuazhong University of Science and TechnologyWuhan China
    [J]. JournalofElectronicScienceandTechnology, 2012, 10 (01) - 71
12345