A 10-Gb/s Reference-Less Baud-Rate CDR for Low Power Consumption With the Direct Feedback Method

被引:1
|
作者
Kim, Yong-Hun [1 ]
Lee, Dongil [1 ]
Lee, Daewoong [1 ]
Kim, Lee-Sup [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea
基金
新加坡国家研究基金会;
关键词
Baud-rate CDR; data decision feedback method; data sampler; low power consumption; DATA RECOVERY CIRCUIT; CLOCK; EQUALIZER; IIR;
D O I
10.1109/TCSII.2017.2758923
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a reference-less baud-rate digital clock and data recovery (CDR) with a data decision feedback (DDF) with a direct feedback method (DFM). The DDF with DFM has been used for the equalization of the channel loss for the serial link with a decision feedback equalizer. However, we apply DDF with DFM to the baud-rate CDR to reduce the number of data samplers, which is dropped to 2/3 compared to conventional baud-rate CDR. As a result, the power consumption and mismatch problem of the data samplers can be reduced. The test chip fabricated in 65-nm CMOS technology operates at a 10-Gb/s data rate with 13.84-mW power consumption.
引用
收藏
页码:1539 / 1543
页数:5
相关论文
共 50 条
  • [1] A 0.65-to-10.5 Gb/s Reference-Less CDR With Asynchronous Baud-Rate Sampling for Frequency Acquisition and Adaptive Equalization
    Choi, Seungnam
    Son, Hyunwoo
    Shin, Jongshin
    Lee, Sang-Hyun
    Kim, Byungsub
    Park, Hong-June
    Sim, Jae-Yoon
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (02) : 276 - 287
  • [2] A 14-28 Gb/s Reference-less Baud-rate CDR with Integrator-based Stochastic Phase and Frequency Detector
    Jung, Woosong
    Shim, Minkyo
    Roh, Seungha
    Jeong, Deog-Kyoon
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [3] A 10-Gb/s Dual-Loop Reference-less CDR with FD Controller
    Kim, Sihan
    Song, Changmin
    Kim, Jinseok
    Oh, Yonghun
    Kim, Changwan
    Jang, Young-Chan
    [J]. 2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 109 - 110
  • [4] A 12.93-16 Gb/s Reference-Less Baud-Rate CDR Circuit With One-Tap DFE and Semirotational Frequency Detection
    Peng, Hsi-Kai
    Liu, Shen-Iuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (04) : 787 - 791
  • [5] A 14.7-20-Gb/s Reference-Less Baud-rate CDR Circuit with One-Tap DFE and Time-Interpolation
    Chou, Po-Yuan
    Liu, Shen-Iuan
    [J]. 2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [6] A 14-Gb/s PAM4 Reference-Less Half-Baud-Rate CDR
    Khiarak, M. Noormohammadi
    Gosselin, B.
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 985 - 989
  • [7] A 10.4-16-Gb/s Reference-Less Baud-Rate Digital CDR With One-Tap DFE Using a Wide-Range FD
    Chen, Wei-Ming
    Yao, Yun-Sheng
    Liu, Shen-Iuan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (11) : 4566 - 4575
  • [8] A 6.0-11.0 Gb/s Reference-Less Sub-Baud-Rate Linear CDR With Wide-Range Frequency Acquisition Technique
    Yang, Yu-Hong
    Tzou, Mou
    Lee, Tai-Cheng
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (02) : 386 - 390
  • [9] A 10-Gb/s Wireline Receiver Using Linear Baud-Rate CDR and Analog Equalizer for Free Space Optical Communication Over 10-and 100-m Distances
    Sim, Jincheol
    Sim, Changmin
    Park, Hyunsu
    Choi, Yoonjae
    Choi, Jonghyuck
    Kwon, Youngwook
    Park, Seungwoo
    Kim, Seongcheol
    Kim, Jong-Min
    Lee, Ju-Hyung
    Ko, Young-Chai
    Kim, Chulwoo
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (06) : 1835 - 1846
  • [10] A 0.2-7.1-Gb/s Low-Jitter Full-Rate Reference-Less CDR for Communication Signal Analyzers
    Meng, Xiangyu
    Xie, Wang
    Zhang, Jiaqi
    Zhang, Zhao
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72