A 10-Gb/s Reference-Less Baud-Rate CDR for Low Power Consumption With the Direct Feedback Method

被引：1

作者：

Kim, Yong-Hun ^{[1
]}

Lee, Dongil ^{[1
]}

Lee, Daewoong ^{[1
]}

Kim, Lee-Sup ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2018年 / 65卷 / 11期

基金：

新加坡国家研究基金会;

关键词：

Baud-rate CDR; data decision feedback method; data sampler; low power consumption; DATA RECOVERY CIRCUIT; CLOCK; EQUALIZER; IIR;

D O I：

10.1109/TCSII.2017.2758923

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief presents a reference-less baud-rate digital clock and data recovery (CDR) with a data decision feedback (DDF) with a direct feedback method (DFM). The DDF with DFM has been used for the equalization of the channel loss for the serial link with a decision feedback equalizer. However, we apply DDF with DFM to the baud-rate CDR to reduce the number of data samplers, which is dropped to 2/3 compared to conventional baud-rate CDR. As a result, the power consumption and mismatch problem of the data samplers can be reduced. The test chip fabricated in 65-nm CMOS technology operates at a 10-Gb/s data rate with 13.84-mW power consumption.

引用

页码：1539 / 1543

页数：5

共 50 条

[41] A 12-Gb/s 10-ns Turn-On Time Rapid ON/OFF Baud-Rate DFE Receiver in 65-nm CMOS
Kim, Dongwook
Ahmed, Mostafa G.
Choi, Woo-Seok
Elkholy, Ahmed
Hanumolu, Pavan Kumar
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (08) : 2196 - 2205
[42] Low power consumption 10-Gb/s SiGe modulator drivers with 9VPP differential output swing using intrinsic collector-base capacitance feedback network
Li, DU
Huang, LR
Tsai, CM
2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 317 - 320
[43] A 1.68-23.2 Gb/s Reference-Less Half-Rate Receiver with an ISI-Tolerant Unlimited Range Frequency Detector
Huang, Yu-Ping
Chang, Yi-Wei
Chen, Wei-Zen
IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,
[44] A 10-Gb/s Low-Power Low-Voltage CTLE Using Gate and Bulk Driven Transistors
Aghighi, Amin
Alameh, Abdul Hafiz
Taherzadeh-Sani, Mohammad
Nabki, Frederic
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 217 - 220
[45] A 1.68-23.2-Gb/s Reference-Less Half-Rate Receiver With an ISI-Tolerant Unlimited Range Frequency Detector
Huang, Yu-Ping
Chang, Yi-Wei
Chen, Wei-Zen
IEEE SOLID-STATE CIRCUITS LETTERS, 2022, 5 : 186 - 189
[46] A 0.32-2.7 Gb/s Reference-Less Continuous-Rate Clock and Data Recovery Circuit With Unrestricted and Fast Frequency Acquisition
Nguyen Huu Tho
Lee, Ho-Joon
An, Taek-Joon
Kang, Jin-Ku
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (07) : 2347 - 2351
[47] Bufferless broadcasting: A low power distributed circuit technique for broadcasting 10-Gb/s chip input signals
Lowe, KS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (10) : 1551 - 1555
[48] A 48mW 15-to-28Gb/s Source-Synchronous Receiver with Adaptive DFE using Hybrid Alternate Clock Scheme and Baud-Rate CDR in 65nm CMOS
Yuan, Shuai
Wu, Liji
Wang, Ziqiang
Zheng, Xuqiang
Wang, Peng
Jia, Wen
Zhang, Chun
Wang, Zhihua
ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, : 144 - 147
[49] A 6-64-Gb/s 0.41-pJ/Bit Reference-Less PAM4 CDR Using a Frequency-Detection-Gain-Enhanced PFD Achieving 19.8-Gb/s/μs Acquisition Speed
Feng, Liyan
Li, Tuo
Zou, Xiaofeng
Xiong, Xiaoming
Zhang, Zhao
IEEE Transactions on Circuits and Systems II: Express Briefs, 2025, 72 (01) : 68 - 72
[50] A 6.15-10.9 Gb/s 0.58 pJ/Bit Reference-Less Half-Rate Clock and Data Recovery With ``Phase Reset'' Scheme
Xiao, Wenbo
Huang, Qiwei
Mosalam, Hamed
Zhan, Chenchang
Li, Zhiqun
Pan, Quan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (02) : 634 - 644

← 1 2 3 4 5 →