A 36Gb/s Adaptive Baud-Rate CDR with CTLE and 1-Tap DFE in 28nm CMOS

被引：0
|
作者：
Yoo, Danny [1 ]
Bagherbeik, Mohammad [1 ]
Rahman, Wahid [1 ]
Sheikholeslami, Ali [1 ]
Tamura, Hirotaka [2 ]
Shibasaki, Takayuki [2 ]
机构：
[1] Univ Toronto, Toronto, ON, Canada
[2] Fujitsu Labs, Kawasaki, Kanagawa, Japan
来源：
2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2019年 / 62卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：126 / +
页数：3
相关论文
共 50 条
  • [1] A 36-Gb/s Adaptive Baud-Rate CDR With CTLE and 1-Tap DFE in 28-nm CMOS
    Yoo, Danny
    Bagherbeik, Mohammad
    Rahman, Wahid
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    [J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2019, 2 (11): : 252 - 255
  • [2] A 22.5-to-32Gb/s 3.2pJ/b Referenceless Baud-Rate Digital CDR with DFE and CTLE in 28nm CMOS
    Rahman, Wahid
    Yoo, Danny
    Liang, Joshua
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    Yamaguchi, Hisakatsu
    [J]. 2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 120 - 120
  • [3] A 22.5-to-32-Gb/s 3.2-pJ/b Referenceless Baud-Rate Digital CDR With DFE and CTLE in 28-nm CMOS
    Rahman, Wahid
    Yoo, Danny
    Liang, Joshua
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    Yamaguchi, Hisakatsu
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) : 3517 - 3531
  • [4] An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS
    Kim, Yong-Hun
    Kim, Young-Ju
    Lee, Tae-Ho
    Kim, Lee-Sup
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 588 - 592
  • [5] A 36 Gb/s wireline receiver with adaptive CTLE and 1-tap speculative DFE in 0.13 μm BiCMOS technology
    Zhang, Yinhang
    Yang, Xi
    [J]. IEICE ELECTRONICS EXPRESS, 2020, 17 (05):
  • [6] A 32Gb/s Wireline Receiver with a Low-Frequency Equalizer, CTLE and 2-Tap DFE in 28nm CMOS
    Parikh, Samir
    Kao, Tony
    Hidaka, Yasuo
    Jiang, Jian
    Toda, Asako
    Mcleod, Scott
    Walker, William
    Koyanagi, Yochi
    Shibuya, Toshiyuki
    Yamada, Jun
    [J]. 2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 28 - +
  • [7] A 20-Gb/s Jitter-Tolerance-Enhanced Baud-Rate CDR Circuit with One-tap DFE
    Peng, Hsi-Kai
    Liu, Shen-Iuan
    [J]. 2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [8] A 16 Gb/s 3.7 mW/Gb/s 8-Tap DFE Receiver and Baud-Rate CDR With 31 kppm Tracking Bandwidth
    Francese, Pier Andrea
    Toifl, Thomas
    Buchmann, Peter
    Braendli, Matthias
    Menolfi, Christian
    Kossel, Marcel
    Morf, Thomas
    Kull, Lukas
    Andersen, Toke Meyer
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (11) : 2490 - 2502
  • [9] A 16-Gb/s Baud-Rate CDR Circuit With One-Tap Speculative DFE and Wide Frequency Capture Range
    Chou, Po-Yuan
    Chen, Wei-Ming
    Liu, Shen-Iuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (03) : 480 - 484
  • [10] A 1-tap 10.3125Gb/s Programmable Voltage Mode Line Driver in 28nm CMOS Technology
    Raghavendra, R. G.
    Rathor, Balbeer Singh
    [J]. 2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 174 - 178
12345