A 36Gb/s Adaptive Baud-Rate CDR with CTLE and 1-Tap DFE in 28nm CMOS

被引：0
|
作者：
Yoo, Danny [1 ]
Bagherbeik, Mohammad [1 ]
Rahman, Wahid [1 ]
Sheikholeslami, Ali [1 ]
Tamura, Hirotaka [2 ]
Shibasaki, Takayuki [2 ]
机构：
[1] Univ Toronto, Toronto, ON, Canada
[2] Fujitsu Labs, Kawasaki, Kanagawa, Japan
来源：
2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2019年 / 62卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：126 / +
页数：3
相关论文
共 50 条
  • [41] A 12.4-mW 4.5-Gb/s Receiver With Majority-Voting 1-Tap Speculative DFE in 0.13-μm CMOS
    Chen, Jikai
    Bashirullah, Rizwan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (12) : 867 - 871
  • [42] A 6b 1.6GS/s ADC with Redundant Cycle 1-Tap Embedded DFE in 90nm CMOS
    Tabasy, E. Zhian
    Shafik, A.
    Huang, S.
    Yang, N.
    Hoyos, S.
    Palermo, S.
    [J]. 2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [43] Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65-nm CMOS Technology
    Han, Jaeduk
    Sutardja, Nicholas
    Lu, Yue
    Alon, Elad
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) : 3474 - 3485
  • [44] A 0.41 pJ/Bit 10 Gb/s Hybrid 2 IIR and 1 Discrete-Time DFE Tap in 28 nm-LP CMOS
    Shahramian, Shayan
    Carusone, Anthony Chan
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (07) : 1722 - 1735
  • [45] A 32 Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver with Adaptive Echo Cancellation in 28nm CMOS
    Fan, Yang-Hang
    Kumar, Ankur
    Iwai, Takayuki
    Roshan-Zamir, Ashkan
    Cai, Shengchang
    Sun, Bo
    Palermo, Samuel
    [J]. 2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [46] A 0.5-28Gb/s Wireline Tranceiver with 15-Tap DFE and Fast-Locking Digital CDR in 7nm FinFET
    Im, Jay
    Chen, S.
    Freitas, D.
    Chou, A.
    Zhou, L.
    Zhuang, I
    Cronin, T.
    Mahashin, D.
    Lin, W.
    Chan, K. L.
    Zhao, H.
    Tan, K. H.
    Bekele, A.
    Turker, D.
    Upadhyaya, P.
    Frans, Yohan
    Chang, Ken
    [J]. 2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 145 - 146
  • [47] A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology
    Bulzacchelli, John F.
    Menolfi, Christian
    Beukema, Troy J.
    Storaska, Daniel W.
    Hertle, Juergen
    Hanson, David R.
    Hsieh, Ping-Hsuan
    Rylov, Sergey V.
    Furrer, Daniel
    Gardellini, Daniele
    Prati, Andrea
    Morf, Thomas
    Sharma, Vivek
    Kelkar, Ram
    Ainspan, Herschel A.
    Kelly, William R.
    Chieco, Leonard R.
    Ritter, Glenn A.
    Sorice, John A.
    Garlett, Jon D.
    Callan, Robert
    Braendli, Matthias
    Buchmann, Peter
    Kossel, Marcel
    Toifl, Thomas
    Friedman, Daniel J.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 3232 - 3248
  • [48] 6.25-10 Gb/s adaptive CTLE with spectrum balancing and loop-unrolled half-rate DFE in TSMC 0.18 μm CMOS
    Sun, Haoran
    Zhang, Yinhang
    Yang, Xi
    [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (22):
  • [49] A 48 Gb/s PAM4 receiver with Baud-rate phase-detector for multi-level signal modulation in 40 nm CMOS
    Lee, Kwangho
    Jung, Woosong
    Ju, Haram
    Lee, Jinhyung
    Jeong, Deog-Kyoon
    [J]. IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,
  • [50] An 11 Gb/s 2.4 mW half-rate sampling 2-tap DFE receiver in 65nm CMOS
    Rylyakov, Alexander
    [J]. 2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 272 - 273
12345