A 40Gb/s Low Power Transmitter with 2-tap FFE and 40:1 MUX in 28nm CMOS Technology

被引：0
|
作者：
He, Wenbin [1 ]
Ye, Fan [1 ]
Ren, Junyan [1 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Dept Microelect, Shanghai 201203, Peoples R China
来源：
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2019年
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper introduces a low power NRZ transmitter with 2-tap multiple-FFE operating at 40Gb/s. The transmitter incorporates 3-stage MUX, a tailless CML driver and a resistance calibration system. Simplifying low speed MUX, modifying high speed MUX structure and adopting tailless CIVIL save a lot of power and improve signal quality. The simulation results show that the design can work at 40Gb/s with a -14.8 dB RLGC channel in 28nm CMOS technology. The simulation power consumption is 16.83 mW under 1.05V supply.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] A 28 Gb/s 2-Tap FFE Source-Series-Terminated Transmitter in 22 nm CMOS FDSOI
    Tang, Hanchun
    Ding, Li
    Jin, Jing
    Zhou, Jianjun
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [2] 32Gb/s Data-Interpolator Receiver with 2-Tap DFE in 28nm CMOS
    Doi, Yoshiyasu
    Shibasaki, Takayuki
    Danjo, Takumi
    Chaivipas, Win
    Hashida, Takushi
    Miyaoka, Hiroki
    Hoshino, Masanori
    Koyanagi, Yoichi
    Yamamoto, Takuji
    Tsukamoto, Sanroku
    Tamura, Hirotaka
    [J]. 2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 36 - U1249
  • [3] A 80 mW 40 Gb/s Transmitter With Automatic Serializing Time Window Search and 2-tap Pre-Emphasis in 65 nm CMOS Technology
    Huang, Ke
    Wang, Ziqiang
    Zheng, Xuqiang
    Zhang, Chun
    Wang, Zhihua
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (05) : 1441 - 1450
  • [4] A 76 mW 40-Gb/s SerDes Transmitter With 64:1 MUX In 65-nm CMOS Technology
    Zhou, Naiwen
    Huang, Ke
    Lve, Fangxu
    Wang, Ziqiang
    Zheng, Xuqiang
    Zhang, Chun
    Li, Fule
    Wang, Zhihua
    [J]. PROCEEDINGS 2016 IEEE 6TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC), 2016, : 155 - 158
  • [5] A 32Gb/s Wireline Receiver with a Low-Frequency Equalizer, CTLE and 2-Tap DFE in 28nm CMOS
    Parikh, Samir
    Kao, Tony
    Hidaka, Yasuo
    Jiang, Jian
    Toda, Asako
    Mcleod, Scott
    Walker, William
    Koyanagi, Yochi
    Shibuya, Toshiyuki
    Yamada, Jun
    [J]. 2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 28 - +
  • [6] A 100-Gb/s PAM-4 Optical Receiver With 2-Tap FFE and 2-Tap Direct-Feedback DFE in 28-nm CMOS
    Li, Hao
    Hsu, Chun-Ming
    Sharma, Jahnavi
    Jaussi, James
    Balamurugan, Ganesh
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (01) : 44 - 53
  • [7] A 112-Gb/s PAM-4 Transmitter With a 2-Tap Fractional-Spaced FFE in 65-nm CMOS
    Ding, Hao
    Zheng, Xuqiang
    Wu, Danyu
    Zhou, Lei
    Wu, Jin
    Lv, Fangxu
    Wang, Jianye
    Liu, Xinyu
    [J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2019, 2 (09): : 195 - 198
  • [8] A 112-Gb/s PAM-4 Transmitter With a 2-Tap Fractional-Spaced FFE in 65-nm CMOS
    Ding, Hao
    Zheng, Xuqiang
    Wu, Danyu
    Zhou, Lei
    Wu, Jin
    Lv, Fangxu
    Wang, Jianye
    Liu, Xinyu
    [J]. IEEE 45TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC 2019), 2019, : 195 - +
  • [9] A 40Gb/s low-power analog equalizer in 0.13μm CMOS technology
    Lu, Jian-Hao
    Chen, Ke-Hou
    Liu, Shen-Iuan
    [J]. 2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 54 - +
  • [10] 40Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120nm CMOS
    Kehrer, D
    Wohlmuth, HD
    Knapp, H
    Wurzer, M
    Scholtz, AL
    [J]. 2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 344 - +
12345