A 22.5-to-32Gb/s 3.2pJ/b Referenceless Baud-Rate Digital CDR with DFE and CTLE in 28nm CMOS

被引：0
|
作者：
Rahman, Wahid [1 ]
Yoo, Danny [1 ]
Liang, Joshua [1 ]
Sheikholeslami, Ali [1 ]
Tamura, Hirotaka [2 ]
Shibasaki, Takayuki [2 ]
Yamaguchi, Hisakatsu [2 ]
机构：
[1] Univ Toronto, Toronto, ON, Canada
[2] Fujitsu Labs, Kawasaki, Kanagawa, Japan
来源：
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2017年
基金：
加拿大自然科学与工程研究理事会;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
6.6
引用
收藏
页码：120 / 120
页数：1
相关论文
共 42 条
  • [1] A 22.5-to-32-Gb/s 3.2-pJ/b Referenceless Baud-Rate Digital CDR With DFE and CTLE in 28-nm CMOS
    Rahman, Wahid
    Yoo, Danny
    Liang, Joshua
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    Yamaguchi, Hisakatsu
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) : 3517 - 3531
  • [2] A 36Gb/s Adaptive Baud-Rate CDR with CTLE and 1-Tap DFE in 28nm CMOS
    Yoo, Danny
    Bagherbeik, Mohammad
    Rahman, Wahid
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    [J]. 2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 126 - +
  • [3] A 36-Gb/s Adaptive Baud-Rate CDR With CTLE and 1-Tap DFE in 28-nm CMOS
    Yoo, Danny
    Bagherbeik, Mohammad
    Rahman, Wahid
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    [J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2019, 2 (11): : 252 - 255
  • [4] A 32Gb/s Wireline Receiver with a Low-Frequency Equalizer, CTLE and 2-Tap DFE in 28nm CMOS
    Parikh, Samir
    Kao, Tony
    Hidaka, Yasuo
    Jiang, Jian
    Toda, Asako
    Mcleod, Scott
    Walker, William
    Koyanagi, Yochi
    Shibuya, Toshiyuki
    Yamada, Jun
    [J]. 2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 28 - +
  • [5] A 48Gb/s 2.4pJ/b PAM-4 Baud-Rate Digital CDR with Stochastic Phase Detection Technique in 40nm CMOS
    Ju, Haram
    Lee, Kwangho
    Jung, Woosong
    Jeong, Deog-Kyoon
    [J]. IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,
  • [6] A 42.7Gb/s Optical Receiver with Digital CDR in 28nm CMOS
    Kang, Hyungryul
    Kim, Inhyun
    Liu, Ruida
    Kumar, Ankur
    Yi, Il-Min
    Yuan, Yuan
    Huang, Zhihong
    Palermo, Samuel
    [J]. 2023 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, RFIC, 2023, : 9 - 12
  • [7] An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS
    Kim, Yong-Hun
    Kim, Young-Ju
    Lee, Tae-Ho
    Kim, Lee-Sup
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 588 - 592
  • [8] A 48mW 15-to-28Gb/s Source-Synchronous Receiver with Adaptive DFE using Hybrid Alternate Clock Scheme and Baud-Rate CDR in 65nm CMOS
    Yuan, Shuai
    Wu, Liji
    Wang, Ziqiang
    Zheng, Xuqiang
    Wang, Peng
    Jia, Wen
    Zhang, Chun
    Wang, Zhihua
    [J]. ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, : 144 - 147
  • [9] 32Gb/s Data-Interpolator Receiver with 2-Tap DFE in 28nm CMOS
    Doi, Yoshiyasu
    Shibasaki, Takayuki
    Danjo, Takumi
    Chaivipas, Win
    Hashida, Takushi
    Miyaoka, Hiroki
    Hoshino, Masanori
    Koyanagi, Yoichi
    Yamamoto, Takuji
    Tsukamoto, Sanroku
    Tamura, Hirotaka
    [J]. 2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 36 - U1249
  • [10] 32Gb/s 28nm CMOS Time-Interleaved Transmitter Compatible with NRZ Receiver with DFE
    Ogata, Yuuki
    Hidaka, Yasuo
    Koyanagi, Yoichi
    Akiya, Sadanori
    Terao, Yuji
    Suzuki, Kosuke
    Kashiwa, Keisuke
    Suzuki, Masanobu
    Tamura, Hirotaka
    [J]. 2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 40 - U1255
12345