A power macromodeling technique based on power sensitivity

被引:18
|
作者
Chen, ZP [1 ]
Roy, K [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/DAC.1998.724557
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, we propose a novel power macromodeling technique for high level power estimation based on power sensitivity. Power sensitivity defines the change in average power due to changes in the input signal specification. The contribution of this work is that we can use only a few points to construct a complicated power surface in the specification-space. With such a power surface, we can easily obtain the power dissipation under any distribution of primary inputs. The advantages of our technique are two-fold, First, the required parameters corresponding to each representative point can be efficiently obtained by only one symbolic power estimation run or by only one Monte Carlo based statistical power estimation process. This stems from the fact that power sensitivity can be obtained as a by-product of probabilistic or statistical power estimation runs. Second, the memory requirements for the macromodel are reduced to O(dn), where n is the number of primary inputs of a circuit and d is the number of representative points (d can be as small as 1 in some cases). Results on a number of benchmark circuits demonstrate the effectiveness of our technique.
引用
收藏
页码:678 / 683
页数:6
相关论文
共 50 条
  • [1] Estimation of power sensitivity in sequential circuits with power macromodeling application
    Chen, ZP
    Roy, L
    Chong, EKP
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 468 - 472
  • [2] LUT-Based power macromodeling technique for DSP architectures
    Durrani, Yaseer A.
    Riesgo, Teresa
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1416 - 1419
  • [3] Estimation of power dissipation using a novel power macromodeling technique
    Chen, ZP
    Roy, K
    Chong, EK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (11) : 1363 - 1369
  • [4] Architectural Power Macromodeling Technique for DSP Architectures
    Durrani, Yaseer A.
    [J]. DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 255 - 260
  • [5] Efficient power macromodeling technique for IP-based digital system
    Durrani, Yaseer A.
    Abril, Ana
    Riesgo, Teresa
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1145 - 1148
  • [6] Power macromodeling technique and its application to SoC-based design
    Durrani, Yaseer Arafat
    Riesgo, Teresa
    [J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2017, 30 (06)
  • [7] Power macromodeling for high level power estimation
    Gupta, S
    Najm, FN
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 365 - 370
  • [8] On the limitations of power macromodeling techniques
    Klein, Felipe
    Araujo, Guido
    Azevedo, Rodolfo
    Leao, Roberto
    dos Santos, Luiz C. V.
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 395 - +
  • [9] Power macromodeling for IP modules
    Durrani, Yaseer A.
    Riesgo, Teresa
    [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1172 - 1175
  • [10] Semiconductor macromodeling for power electronic applications
    Thamm, Sven
    Leone, Marco
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2008, : 198 - +