Estimation of power sensitivity in sequential circuits with power macromodeling application

被引:1
|
作者
Chen, ZP [1 ]
Roy, L [1 ]
Chong, EKP [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/ICCAD.1998.742948
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we propose a novel technique based on Markov chains to accurately estimate power sensitivities to primary inputs in CMOS sequential circuits. The power sensitivity defines the change in average power dissipation due to changes in the input signal specification. Such sensitivities are estimated as by-products of the average power estimation, leading to an efficient implementation. A key application of power sensitivities is to construct a power surface in the specification space so that power dissipation under any distribution of primary inputs can easily be obtained, thereby providing an effective power macromodel for high level power estimation. We demonstrate that such a power surface can be approximated by only a limited number of representative points. This will dramatically reduce the CPU and memory requirements. Results on a large number of benchmark circuits have verified the feasibility and accuracy of this technique.
引用
收藏
页码:468 / 472
页数:5
相关论文
共 50 条
  • [1] Power estimation for large sequential circuits
    Kozhaya, JN
    Najm, FN
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 400 - 407
  • [2] A power macromodeling technique based on power sensitivity
    Chen, ZP
    Roy, K
    [J]. 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 678 - 683
  • [3] Power macromodeling for high level power estimation
    Gupta, S
    Najm, FN
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 365 - 370
  • [4] Accurate power estimation of CMOS sequential circuits
    Chou, TL
    Roy, K
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (03) : 369 - 380
  • [5] Accurate power estimation for large sequential circuits
    Kozhaya, JN
    Najm, FN
    [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 488 - 493
  • [6] POWER ESTIMATION METHODS FOR SEQUENTIAL LOGIC-CIRCUITS
    TSUI, CY
    MONTEIRO, J
    PEDRAM, M
    DEVADAS, S
    DESPAIN, AM
    LIN, B
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 404 - 416
  • [7] Statistical estimation of average power dissipation in sequential circuits
    Yuan, LP
    Teng, CC
    Kang, SM
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 377 - 382
  • [8] ALPS: A peak power estimation tool for sequential circuits
    Corno, F
    Rebaudengo, M
    Reorda, MS
    Violante, M
    [J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 350 - 353
  • [9] Implicit resolution of the Chapman-Kolmogorov equations for sequential circuits: An application in power estimation
    Freitas, AT
    Oliveira, AL
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 764 - 769
  • [10] Estimation of power dissipation using a novel power macromodeling technique
    Chen, ZP
    Roy, K
    Chong, EK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (11) : 1363 - 1369