Accurate power estimation of CMOS sequential circuits

被引:14
|
作者
Chou, TL
Roy, K
机构
[1] School of Electrical and Computer Engineering, Purdue University, West Lafayette
基金
美国国家科学基金会;
关键词
D O I
10.1109/92.532037
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The existence of near-closed sets makes the power estimation of sequential circuits more complicated and time consuming, If caution is not taken, the Monte Carlo-based power estimation techniques for sequential circuits can wrongly terminate the simulation with undesired results, In this paper, we have developed a strategy for a statistical power estimation technique to take into account the possible existence of near-closed sets, We propose an algorithm that partitions states into near-closed sets, if they do exist, and a technique that reduces the computation time of the probabilities of states if state transition graph (STG) is available. If STG is not available, we propose a Monte Carlo-based technique with a warm-up period, The results show that the partitioning algorithm also serves as a detector that signifies whether there may exist near-closed sets, The computation time of state probability can be reduced up to 50% in cases when near-closed sets are present, The relative error of the estimated individual node activity by the Monte Carlo-based technique with a warm-up period is within 3% of the result of long rim simulation.
引用
收藏
页码:369 / 380
页数:12
相关论文
共 50 条
  • [1] Accurate power estimation for CMOS circuits
    Shiue, WT
    [J]. IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 829 - 833
  • [2] Accurate power estimation for large sequential circuits
    Kozhaya, JN
    Najm, FN
    [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 488 - 493
  • [3] Accurate power estimation for sequential CMOS circuits using graph-based methods
    Leeser, M
    Ohm, V
    [J]. VLSI DESIGN, 2001, 12 (02) : 187 - 203
  • [4] A new approach on power estimation of CMOS sequential logic circuits
    Zhu, N
    Zhou, RD
    Yang, XZ
    [J]. 1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 488 - 491
  • [5] Peak power estimation for CMOS circuits
    Kuang, JS
    Niu, XY
    He, HZ
    Min, YH
    [J]. 7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: COMMUNICATION, CONTROL, SIGNAL AND OPTICS, TECHNOLOGIES AND APPLICATIONS, 2003, : 322 - 325
  • [6] Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks
    Chen, ZP
    Johnson, M
    Wei, LQ
    Roy, K
    [J]. 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 239 - 244
  • [7] Power estimation for large sequential circuits
    Kozhaya, JN
    Najm, FN
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 400 - 407
  • [8] Power estimation and power noise analysis for CMOS circuits
    Deng, AC
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1997, 7 (01) : 17 - 30
  • [9] Power estimation of CMOS circuits via power software
    Rodnunsky, NL
    Margala, M
    Durdle, NG
    [J]. UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 149 - 152
  • [10] Accurate dynamic power estimation for CMOS combinational logic circuits with real gate delay model
    Fadl, Omnia S.
    Abu-Elyazeed, Mohamed F.
    Abdelhalim, Mohamed B.
    Amer, Hassanein H.
    Madian, Ahmed H.
    [J]. JOURNAL OF ADVANCED RESEARCH, 2016, 7 (01) : 89 - 94