Accurate power estimation for large sequential circuits

被引：0
|
作者：
Kozhaya, JN
Najm, FN
机构：
来源：
1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS | 1997年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A power estimation approach is presented in which blocks of consecutive vectors are selected af. random from a user-supplied realistic input vector set and the circuit is simulated for each block starting from an unknown state. This leads fft two (upper and lower) bounds on the desired power value which, can be quite tight (under 10% difference between the two in many cases). As a result, the power dissipation is obtained by simulating only a fraction of the potentially very targe vector set.
引用
收藏
页码：488 / 493
页数：6
相关论文
共 50 条
  • [1] Accurate power estimation of CMOS sequential circuits
    Chou, TL
    Roy, K
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (03) : 369 - 380
  • [2] Power estimation for large sequential circuits
    Kozhaya, JN
    Najm, FN
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 400 - 407
  • [3] Accurate power estimation for CMOS circuits
    Shiue, WT
    [J]. IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 829 - 833
  • [4] Accurate power estimation for sequential CMOS circuits using graph-based methods
    Leeser, M
    Ohm, V
    [J]. VLSI DESIGN, 2001, 12 (02) : 187 - 203
  • [5] Fast power estimation of large circuits
    Schneider, PH
    Schlichtmann, U
    Wurth, B
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (01): : 70 - 78
  • [6] Estimation of power sensitivity in sequential circuits with power macromodeling application
    Chen, ZP
    Roy, L
    Chong, EKP
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 468 - 472
  • [7] Power estimation in adiabatic circuits: A simple and accurate model
    Alioto, M
    Palumbo, G
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 608 - 615
  • [8] POWER ESTIMATION METHODS FOR SEQUENTIAL LOGIC-CIRCUITS
    TSUI, CY
    MONTEIRO, J
    PEDRAM, M
    DEVADAS, S
    DESPAIN, AM
    LIN, B
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 404 - 416
  • [9] Statistical estimation of average power dissipation in sequential circuits
    Yuan, LP
    Teng, CC
    Kang, SM
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 377 - 382
  • [10] ALPS: A peak power estimation tool for sequential circuits
    Corno, F
    Rebaudengo, M
    Reorda, MS
    Violante, M
    [J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 350 - 353
12345