共 50 条
- [1] Architectural Power Macromodeling Technique for DSP Architectures [J]. DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 255 - 260
- [2] Power estimation of a LUT-based MPGA [J]. 2006 IEEE International Conference on Field Programmable Technology, Proceedings, 2006, : 313 - 316
- [3] Novel Input Coding Technique for High-Precision LUT-Based Multiplication for DSP Applications [J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 201 - 206
- [4] Automated conversion from LUT-based FPGAs to LUT-based MPGAs [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 951 - +
- [7] In-place power optimization for LUT-based FPGAs [J]. 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 718 - 721
- [8] Power minimization in LUT-based FPGA technology mapping [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 635 - 640
- [9] Design of an LUT-based Predistorter for Power Amplifier Linearization [J]. SPACOMN: 2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SATELLITE AND SPACE COMMUNICATIONS, 2009, : 113 - 116
- [10] On Custom LUT-based Obfuscation [J]. GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 477 - 482