Understanding the thermal implications of multicore architectures

被引:72
|
作者
Chaparro, Pedro [1 ]
Gonzalez, Jose [1 ]
Magklis, Grigorios [1 ]
Cai, Qiong [1 ]
Gonzalez, Antonio [1 ]
机构
[1] Intel Barcelona Res Ctr, Intel Labs, UPC, Barcelona 08034, Spain
关键词
multicore architectures; dynamic thermal management; activity migration; dynamic voltage; frequency scaling;
D O I
10.1109/TPDS.2007.1092
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multicore architectures are becoming the main design paradigm for current and future processors. The main reason is that multicore designs provide an effective way of overcoming instruction-level parallelism (ILP) limitations by exploiting thread-level parallelism (TLP). In addition, it is a power and complexity-effective way of taking advantage of the huge number of transistors that can be integrated on a chip. On the other hand, today's higher than ever power densities have made temperature one of the main limitations of microprocessor evolution. Thermal management in multicore architectures is a fairly new area. Some works have addressed dynamic thermal management in bi/quad-core architectures. This work provides insight and explores different alternatives for thermal management in multicore architectures with 16 cores. Schemes employing both energy reduction and activity migration are explored and improvements for thread migration schemes are proposed.
引用
收藏
页码:1055 / 1065
页数:11
相关论文
共 50 条
  • [31] Continuous skyline queries on multicore architectures
    De Matteis, Tiziano
    Di Girolamo, Salvatore
    Mencagli, Gabriele
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (12): : 3503 - 3522
  • [32] Program Execution on Reconfigurable Multicore Architectures
    Prasad, Sanjiva
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2016, (211): : 83 - 91
  • [33] Configurable Workload Generators for Multicore Architectures
    Panda, Amayika
    Avakian, Annie
    Vemuri, Ranga
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 179 - 184
  • [34] Application scalability and performance on multicore architectures
    Simon, Tyler A.
    Cable, Sam B.
    Mahmoodi, Mahin
    PROCEEDINGS OF THE HPCMP USERS GROUP CONFERENCE 2007, 2007, : 378 - 381
  • [35] Block wiedemann algorithm on multicore architectures
    Vialla, Bastien
    ACM Communications in Computer Algebra, 2014, 47 (3-4): : 102 - 103
  • [36] Fast and Portable Locking for Multicore Architectures
    Lozi, Jean-Pierre
    David, Florian
    Thomas, Gael
    Lawall, Julia
    Muller, Gilles
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2016, 33 (04):
  • [37] Photonic Interconnection Networks for Multicore Architectures
    Binkert, Nathan
    Fiorentino, Marco
    2011 OPTICAL FIBER COMMUNICATION CONFERENCE AND EXPOSITION (OFC/NFOEC) AND THE NATIONAL FIBER OPTIC ENGINEERS CONFERENCE, 2011,
  • [38] Challenges and Potentials of Emerging Multicore Architectures
    Stuermer, Markus
    Wellein, Gerhard
    Hager, Georg
    Koestler, Harald
    Ruede, Ulrich
    HIGH PERFORMANCE COMPUTING IN SCIENCE AND ENGINEERING, GARCH/MUNICH 2007, 2009, : 551 - +
  • [39] Parallel Skyline Computation on Multicore Architectures
    Park, Sungwoo
    Kim, Taekyung
    Park, Jonghyun
    Kim, Jinha
    Im, Hyeonseung
    ICDE: 2009 IEEE 25TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING, VOLS 1-3, 2009, : 760 - 771
  • [40] A Convex Optimization Framework for Leakage Aware Thermal Provisioning in 3D Multicore Architectures
    Roy, Sanghamitra
    Chakraborty, Koushik
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 804 - 811