Challenges and Potentials of Emerging Multicore Architectures

被引:7
|
作者
Stuermer, Markus [1 ]
Wellein, Gerhard [2 ]
Hager, Georg [2 ]
Koestler, Harald [1 ]
Ruede, Ulrich [1 ]
机构
[1] Univ Erlangen Nurnberg, Lehrstuhl F Syst Simulat, Cauerstr 6, D-91058 Erlangen, Germany
[2] Regionales Rechenzentrum Erlangen, D-91058 Erlangen, Germany
关键词
IMAGE;
D O I
10.1007/978-3-540-69182-2_43
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present performance results on two current multicore architectures, a STI (Sony, Toshiba, and IBM) Cell processor included in the new Playstation (TM) 3 and a Sun UItraSPARC T2 ("Niagara 2") machine. On the Niagara 2 we analyze typical performance patterns that emerge from the peculiar way the memory controllers are activated on this chip using the standard STREAM benchmark and a shared-memory parallel lattice Boltzmann code. On the Cell processor we measure the memory bandwidth and run performance tests for LBM simulations. Additionally. we show results for an application in image processing on the Cell processor, where it is required to solve nonlinear anisotropic PDEs.
引用
下载
收藏
页码:551 / +
页数:3
相关论文
共 50 条
  • [1] The impact of performance asymmetry in emerging multicore architectures
    Balakrishnan, S
    Rajwar, R
    Upton, M
    Lai, K
    32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 506 - 517
  • [2] Trends in Multicore DSP Platforms Examining architectures, programming models, software tools, emerging applications, and challenges
    Karam, Lina J.
    AlKamal, Ismail
    Gatherer, Alan
    Frantz, Gene A.
    Anderson, David V.
    Evans, Brian L.
    IEEE SIGNAL PROCESSING MAGAZINE, 2009, 26 (06) : 38 - 49
  • [3] Silicon Nanophotonics for Future Multicore Architectures: Opportunities and Challenges
    Xu, Yi
    Pasricha, Sudeep
    IEEE DESIGN & TEST, 2014, 31 (05) : 9 - 17
  • [4] Cache Hierarchy-Aware Query Mapping on Emerging Multicore Architectures
    Ozturk, Ozcan
    Orhan, Umut
    Ding, Wei
    Yedlapalli, Praveen
    Kandemir, Mahmut Taylan
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (03) : 403 - 415
  • [5] OpenMP on multicore architectures
    Terboven, Christian
    Mey, Dieter an
    Sarholz, Samuel
    PRACTICAL PROGRAMMING MODEL FOR THE MULTI-CORE ERA, PROCEEDINGS, 2008, 4935 : 54 - 64
  • [6] Optical Integrated Sensing and Communication: Architectures, Potentials and Challenges
    Wen Y.
    Yang F.
    Song J.
    Han Z.
    IEEE Internet of Things Magazine, 2024, 7 (04): : 68 - 74
  • [7] Internet of Ships: A Survey on Architectures, Emerging Applications, and Challenges
    Aslam, Sheraz
    Michaelides, Michalis P.
    Herodotou, Herodotos
    IEEE INTERNET OF THINGS JOURNAL, 2020, 7 (10) : 9714 - 9727
  • [8] Parallel MLEM on Multicore Architectures
    Kuestner, Tilman
    Weidendorfer, Josef
    Schirmer, Jasmine
    Klug, Tobias
    Trinitis, Carsten
    Ziegler, Sybille
    COMPUTATIONAL SCIENCE - ICCS 2009, PART I, 2009, 5544 : 491 - +
  • [9] Advances in multicore systems architectures
    Sarbazi-Azad, H.
    Bagherzadeh, N.
    Jaberipour, G.
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (08): : 2783 - 2786
  • [10] Multigrid Smoothers on Multicore Architectures
    Garcia, Carlos
    Prieto, Manuel
    Tirado, Fransisco
    PARALLEL COMPUTING: ARCHITECTURES, ALGORITHMS AND APPLICATIONS, 2008, 15 : 279 - +