Challenges and Potentials of Emerging Multicore Architectures

被引：7

作者：

Stuermer, Markus ^{[1
]}

Wellein, Gerhard ^{[2
]}

Hager, Georg ^{[2
]}

Koestler, Harald ^{[1
]}

Ruede, Ulrich ^{[1
]}

机构：

[1] Univ Erlangen Nurnberg, Lehrstuhl F Syst Simulat, Cauerstr 6, D-91058 Erlangen, Germany

[2] Regionales Rechenzentrum Erlangen, D-91058 Erlangen, Germany

来源：

HIGH PERFORMANCE COMPUTING IN SCIENCE AND ENGINEERING, GARCH/MUNICH 2007 | 2009年

关键词：

IMAGE;

D O I：

10.1007/978-3-540-69182-2_43

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present performance results on two current multicore architectures, a STI (Sony, Toshiba, and IBM) Cell processor included in the new Playstation (TM) 3 and a Sun UItraSPARC T2 ("Niagara 2") machine. On the Niagara 2 we analyze typical performance patterns that emerge from the peculiar way the memory controllers are activated on this chip using the standard STREAM benchmark and a shared-memory parallel lattice Boltzmann code. On the Cell processor we measure the memory bandwidth and run performance tests for LBM simulations. Additionally. we show results for an application in image processing on the Cell processor, where it is required to solve nonlinear anisotropic PDEs.

引用

下载

页码：551 / +

页数：3

共 50 条

[41] Guest Editorial for the Special Section on "Algorithm Vs. Architectures: Opportunities and Challenges in Multicore/GPU DSP
Lee, Gwo Giun Chris
Kim, Scott C.
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 89 (03): : 415 - 416
[42] Parallel tiled QR factorization for multicore architectures
Buttari, Alfredo
Langou, Julien
Kurzak, Jakub
Dongarra, Jack
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2008, 20 (13): : 1573 - 1590
[43] On the consolidation of mixed criticalities applications on multicore architectures
Esposito, Stefano
Avramenko, Sehriy
Violante, Massimo
2016 17TH IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2016, : 57 - 62
[44] Optimization Strategies for Automated Parallelization for Multicore Architectures
Ivutin, Alexey
Troshina, Anna
Novikov, Alexander S.
2019 29TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2019, : 345 - 350
[45] Analysis and Tuning of Libtensor Framework on Multicore Architectures
Ibrahim, Khaled Z.
Williams, Samuel W.
Epifanovsky, Evgeny
Krylov, Anna I.
2014 21ST INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2014,
[46] Latencies of conflicting writes on contemporary multicore Architectures
Weidendorfer, Josef
Ott, Michael
Klug, Tobias
Trinitis, Carsten
PARALLEL COMPUTING TECHNOLOGIES, PROCEEDINGS, 2007, 4671 : 318 - 327
[47] An efficient parallel set container for multicore architectures
de Vega, Alvaro
Andrade, Diego
Fraguela, Basilio B.
APPLICATIONS, TOOLS AND TECHNIQUES ON THE ROAD TO EXASCALE COMPUTING, 2012, 22 : 369 - 376
[48] Directed Test Generation for Validation of Multicore Architectures
Qin, Xiaoke
Mishra, Prabhat
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (03)
[49] PARALLEL PROGRAMMING MODELS FOR HETEROGENEOUS MULTICORE ARCHITECTURES
Ferrer, Roger
Bellens, Pieter
Beltran, Vicenc
Gonzalez, Marc
Martorell, Xavier
Badia, Rosa M.
Ayguade, Eduard
Yeom, Jae-Seung
Schneider, Scott
Koukos, Konstantinos
Alvanos, Michail
Nikolopoulos, Dimitrios S.
Bilas, Angelos
IEEE MICRO, 2010, 30 (05) : 42 - 53
[50] Modeling and characterizing power variability in multicore architectures
Meng, Ke
Huebbers, Frank
Joseph, Russ
Ismail, Yehea
ISPASS 2007: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2007, : 146 - +

← 1 2 3 4 5 →