Challenges and Potentials of Emerging Multicore Architectures

被引：7

作者：

Stuermer, Markus ^{[1
]}

Wellein, Gerhard ^{[2
]}

Hager, Georg ^{[2
]}

Koestler, Harald ^{[1
]}

Ruede, Ulrich ^{[1
]}

机构：

[1] Univ Erlangen Nurnberg, Lehrstuhl F Syst Simulat, Cauerstr 6, D-91058 Erlangen, Germany

[2] Regionales Rechenzentrum Erlangen, D-91058 Erlangen, Germany

来源：

HIGH PERFORMANCE COMPUTING IN SCIENCE AND ENGINEERING, GARCH/MUNICH 2007 | 2009年

关键词：

IMAGE;

D O I：

10.1007/978-3-540-69182-2_43

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present performance results on two current multicore architectures, a STI (Sony, Toshiba, and IBM) Cell processor included in the new Playstation (TM) 3 and a Sun UItraSPARC T2 ("Niagara 2") machine. On the Niagara 2 we analyze typical performance patterns that emerge from the peculiar way the memory controllers are activated on this chip using the standard STREAM benchmark and a shared-memory parallel lattice Boltzmann code. On the Cell processor we measure the memory bandwidth and run performance tests for LBM simulations. Additionally. we show results for an application in image processing on the Cell processor, where it is required to solve nonlinear anisotropic PDEs.

引用

下载

页码：551 / +

页数：3

共 50 条

[21] Spherical Region Queries on Multicore Architectures
Lu, Hao
Seal, Sudip K.
Guo, Wei
Poplawsky, John
PROCEEDINGS OF IA3 2017: SEVENTH WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHMS, 2017,
[22] Efficient Nested Dissection for Multicore Architectures
LaSalle, Dominique
Karypis, George
EURO-PAR 2015: PARALLEL PROCESSING, 2015, 9233 : 467 - 478
[23] Parallel Subgraph Counting for Multicore Architectures
Aparicio, David
Ribeiro, Pedro
Silva, Fernando
2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA), 2014, : 34 - 41
[24] Parallel nonlinear preconditioners on multicore architectures
Vicente Galiano
Héctor Migallón
Violeta Migallón
José Penadés
The Journal of Supercomputing, 2011, 58 : 160 - 167
[25] Generating Optimized Multicore Accelerator Architectures
Lopes, Alba S. B.
Brandalero, Marcelo
Beck, Antonio C. S.
Pereira, Monica Magalhaes
2019 IX BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2019,
[26] Parallel skyline computation on multicore architectures
Im, Hyeonseung
Park, Jonghyun
Park, Sungwoo
INFORMATION SYSTEMS, 2011, 36 (04) : 808 - 823
[27] ReDirect: Reconfigurable Directories for Multicore Architectures
Patsilaras, George
Tuck, James
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (04)
[28] A Cache Tuning Heuristic for Multicore Architectures
Rawlins, Marisha
Gordon-Ross, Ann
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (08) : 1570 - 1583
[29] Quantifying Thread Vulnerability for Multicore Architectures
Oz, Isil
Topcuoglu, Haluk Rahmi
Kandemir, Mahmut
Tosun, Oguz
PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 32 - 39
[30] Continuous skyline queries on multicore architectures
De Matteis, Tiziano
Di Girolamo, Salvatore
Mencagli, Gabriele
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (12): : 3503 - 3522

← 1 2 3 4 5 →