Efficient Nested Dissection for Multicore Architectures

被引:11
|
作者
LaSalle, Dominique [1 ]
Karypis, George [1 ]
机构
[1] Univ Minnesota, Dept Comp Sci & Engn, Minneapolis, MN 55455 USA
来源
关键词
ALGORITHM; QUALITY;
D O I
10.1007/978-3-662-48096-0_36
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Sparse matrices are common in scientific computing and machine learning. By storing and processing only the non-zero elements of a matrix containing mostly zeros, sparse matrix algorithms often reduce computation and storage requirements of operations by an order of complexity. The order of the rows and columns of the matrix can have a significant impact on the efficiency of sparse direct methods. For example, in a Cholesky decomposition, it is desirable to re-order the input matrix so as to reduce the number of non-zeros in the factors. One of the most effective methods for re-ordering is nested dissection, where vertex separators are recursively found in the graph representation of the matrix and are used to permute the rows and columns. In this work we investigate the creation of vertex separators on shared memory parallel architectures and their use in nested dissection. We introduce a new effective scheme for refining a vertex separator in parallel, and a specialized parallel task scheduling scheme for the nested dissection problem. These algorithms have been implemented in the mt-Metis framework. Our experiments show that mt-Metis is 1.5x faster than ParMetis while producing orderings with 3.7% fewer non-zeros and 14.0% fewer operations.
引用
收藏
页码:467 / 478
页数:12
相关论文
共 50 条
  • [1] An efficient parallel set container for multicore architectures
    de Vega, Alvaro
    Andrade, Diego
    Fraguela, Basilio B.
    APPLICATIONS, TOOLS AND TECHNIQUES ON THE ROAD TO EXASCALE COMPUTING, 2012, 22 : 369 - 376
  • [2] Efficient Utilization of Shared Caches in Multicore Architectures
    Singh, Amit Kumar
    Geetha, K.
    Vollala, Satyanarayana
    Ramasubramanian, N.
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2016, 41 (12) : 5169 - 5179
  • [3] An efficient adaptive block pinning for multicore architectures
    Chaturvedi, Nitin
    Gurunarayanan, S.
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (03) : 181 - 188
  • [4] Efficient Utilization of Shared Caches in Multicore Architectures
    Amit Kumar Singh
    K. Geetha
    Satyanarayana Vollala
    N. Ramasubramanian
    Arabian Journal for Science and Engineering, 2016, 41 : 5169 - 5179
  • [5] Developing Efficient Discrete Simulations on Multicore and GPU Architectures
    Cagigas-Muniz, Daniel
    Diaz-del-Rio, Fernando
    Ramon Lopez-Torres, Manuel
    Jimenez-Morales, Francisco
    Luis Guisado, Jose
    ELECTRONICS, 2020, 9 (01)
  • [6] Towards Efficient Execution of Erasure Codes on Multicore Architectures
    Wyrzykowski, Roman
    Kuczynski, Lukasz
    Wozniak, Marcin
    APPLIED PARALLEL AND SCIENTIFIC COMPUTING, PT II, 2012, 7134 : 357 - 367
  • [7] Efficient Wavelet Tree Construction and Querying for Multicore Architectures
    Fuentes-Sepulveda, Jose
    Elejalde, Erick
    Ferres, Leo
    Seco, Diego
    EXPERIMENTAL ALGORITHMS, SEA 2014, 2014, 8504 : 150 - 161
  • [8] Efficient Directed Test Generation for Validation of Multicore Architectures
    Qin, Xiaoke
    Mishra, Prabhat
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 276 - 283
  • [9] EFFICIENT PARALLEL NONNEGATIVE LEAST SQUARES ON MULTICORE ARCHITECTURES
    Luo, Yuancheng
    Duraiswami, Ramani
    SIAM JOURNAL ON SCIENTIFIC COMPUTING, 2011, 33 (05): : 2848 - 2863
  • [10] Resource efficient finite element computing on multicore architectures
    Kopysov, S. P.
    Kadyrov, I. R.
    Novikov, A. K.
    IZVESTIYA INSTITUTA MATEMATIKI I INFORMATIKI-UDMURTSKOGO GOSUDARSTVENNOGO UNIVERSITETA, 2019, 53 : 83 - 97