Efficient Nested Dissection for Multicore Architectures

被引:11
|
作者
LaSalle, Dominique [1 ]
Karypis, George [1 ]
机构
[1] Univ Minnesota, Dept Comp Sci & Engn, Minneapolis, MN 55455 USA
来源
EURO-PAR 2015: PARALLEL PROCESSING | 2015年 / 9233卷
关键词
ALGORITHM; QUALITY;
D O I
10.1007/978-3-662-48096-0_36
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Sparse matrices are common in scientific computing and machine learning. By storing and processing only the non-zero elements of a matrix containing mostly zeros, sparse matrix algorithms often reduce computation and storage requirements of operations by an order of complexity. The order of the rows and columns of the matrix can have a significant impact on the efficiency of sparse direct methods. For example, in a Cholesky decomposition, it is desirable to re-order the input matrix so as to reduce the number of non-zeros in the factors. One of the most effective methods for re-ordering is nested dissection, where vertex separators are recursively found in the graph representation of the matrix and are used to permute the rows and columns. In this work we investigate the creation of vertex separators on shared memory parallel architectures and their use in nested dissection. We introduce a new effective scheme for refining a vertex separator in parallel, and a specialized parallel task scheduling scheme for the nested dissection problem. These algorithms have been implemented in the mt-Metis framework. Our experiments show that mt-Metis is 1.5x faster than ParMetis while producing orderings with 3.7% fewer non-zeros and 14.0% fewer operations.
引用
收藏
页码:467 / 478
页数:12
相关论文
共 50 条
  • [41] Parallel Graph Partitioning on Multicore Architectures
    Sui, Xin
    Donald Nguyen
    Burtscher, Martin
    Pingali, Keshav
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2011, 6548 : 246 - +
  • [42] A multithreaded communication engine for multicore architectures
    Trahay, Francois
    Brunet, Elisabeth
    Denis, Alexandre
    Namyst, Raymond
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 190 - 196
  • [43] Efficient Nested Key Equation Solver Architectures for Generalized Integrated Interleaved Codes
    Zhang, Xinmiao
    2020 INFORMATION THEORY AND APPLICATIONS WORKSHOP (ITA), 2020,
  • [44] Posting List Intersection on Multicore Architectures
    Tatikonda, Shirish
    Barla Cambazoglu, B.
    Junqueira, Flavio P.
    PROCEEDINGS OF THE 34TH INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL (SIGIR'11), 2011, : 963 - 972
  • [45] Massively LDPC Decoding on Multicore Architectures
    Falcao, Gabriel
    Sousa, Leonel
    Silva, Vitor
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (02) : 309 - 322
  • [46] Parallel nonlinear preconditioners on multicore architectures
    Galiano, Vicente
    Migallon, Hector
    Migallon, Violeta
    Penades, Jose
    JOURNAL OF SUPERCOMPUTING, 2011, 58 (02): : 160 - 167
  • [47] Spherical Region Queries on Multicore Architectures
    Lu, Hao
    Seal, Sudip K.
    Guo, Wei
    Poplawsky, John
    PROCEEDINGS OF IA3 2017: SEVENTH WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHMS, 2017,
  • [48] Generating Optimized Multicore Accelerator Architectures
    Lopes, Alba S. B.
    Brandalero, Marcelo
    Beck, Antonio C. S.
    Pereira, Monica Magalhaes
    2019 IX BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2019,
  • [49] Parallel Subgraph Counting for Multicore Architectures
    Aparicio, David
    Ribeiro, Pedro
    Silva, Fernando
    2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA), 2014, : 34 - 41
  • [50] Parallel nonlinear preconditioners on multicore architectures
    Vicente Galiano
    Héctor Migallón
    Violeta Migallón
    José Penadés
    The Journal of Supercomputing, 2011, 58 : 160 - 167