Understanding the thermal implications of multicore architectures

被引:72
|
作者
Chaparro, Pedro [1 ]
Gonzalez, Jose [1 ]
Magklis, Grigorios [1 ]
Cai, Qiong [1 ]
Gonzalez, Antonio [1 ]
机构
[1] Intel Barcelona Res Ctr, Intel Labs, UPC, Barcelona 08034, Spain
关键词
multicore architectures; dynamic thermal management; activity migration; dynamic voltage; frequency scaling;
D O I
10.1109/TPDS.2007.1092
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multicore architectures are becoming the main design paradigm for current and future processors. The main reason is that multicore designs provide an effective way of overcoming instruction-level parallelism (ILP) limitations by exploiting thread-level parallelism (TLP). In addition, it is a power and complexity-effective way of taking advantage of the huge number of transistors that can be integrated on a chip. On the other hand, today's higher than ever power densities have made temperature one of the main limitations of microprocessor evolution. Thermal management in multicore architectures is a fairly new area. Some works have addressed dynamic thermal management in bi/quad-core architectures. This work provides insight and explores different alternatives for thermal management in multicore architectures with 16 cores. Schemes employing both energy reduction and activity migration are explored and improvements for thread migration schemes are proposed.
引用
收藏
页码:1055 / 1065
页数:11
相关论文
共 50 条
  • [21] Parallel nonlinear preconditioners on multicore architectures
    Galiano, Vicente
    Migallon, Hector
    Migallon, Violeta
    Penades, Jose
    JOURNAL OF SUPERCOMPUTING, 2011, 58 (02): : 160 - 167
  • [22] Spherical Region Queries on Multicore Architectures
    Lu, Hao
    Seal, Sudip K.
    Guo, Wei
    Poplawsky, John
    PROCEEDINGS OF IA3 2017: SEVENTH WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHMS, 2017,
  • [23] Efficient Nested Dissection for Multicore Architectures
    LaSalle, Dominique
    Karypis, George
    EURO-PAR 2015: PARALLEL PROCESSING, 2015, 9233 : 467 - 478
  • [24] Generating Optimized Multicore Accelerator Architectures
    Lopes, Alba S. B.
    Brandalero, Marcelo
    Beck, Antonio C. S.
    Pereira, Monica Magalhaes
    2019 IX BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2019,
  • [25] Parallel Subgraph Counting for Multicore Architectures
    Aparicio, David
    Ribeiro, Pedro
    Silva, Fernando
    2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA), 2014, : 34 - 41
  • [26] Parallel nonlinear preconditioners on multicore architectures
    Vicente Galiano
    Héctor Migallón
    Violeta Migallón
    José Penadés
    The Journal of Supercomputing, 2011, 58 : 160 - 167
  • [27] A Cache Tuning Heuristic for Multicore Architectures
    Rawlins, Marisha
    Gordon-Ross, Ann
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (08) : 1570 - 1583
  • [28] ReDirect: Reconfigurable Directories for Multicore Architectures
    Patsilaras, George
    Tuck, James
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (04)
  • [29] Quantifying Thread Vulnerability for Multicore Architectures
    Oz, Isil
    Topcuoglu, Haluk Rahmi
    Kandemir, Mahmut
    Tosun, Oguz
    PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 32 - 39
  • [30] Parallel skyline computation on multicore architectures
    Im, Hyeonseung
    Park, Jonghyun
    Park, Sungwoo
    INFORMATION SYSTEMS, 2011, 36 (04) : 808 - 823