Understanding the thermal implications of multicore architectures

被引:72
|
作者
Chaparro, Pedro [1 ]
Gonzalez, Jose [1 ]
Magklis, Grigorios [1 ]
Cai, Qiong [1 ]
Gonzalez, Antonio [1 ]
机构
[1] Intel Barcelona Res Ctr, Intel Labs, UPC, Barcelona 08034, Spain
关键词
multicore architectures; dynamic thermal management; activity migration; dynamic voltage; frequency scaling;
D O I
10.1109/TPDS.2007.1092
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multicore architectures are becoming the main design paradigm for current and future processors. The main reason is that multicore designs provide an effective way of overcoming instruction-level parallelism (ILP) limitations by exploiting thread-level parallelism (TLP). In addition, it is a power and complexity-effective way of taking advantage of the huge number of transistors that can be integrated on a chip. On the other hand, today's higher than ever power densities have made temperature one of the main limitations of microprocessor evolution. Thermal management in multicore architectures is a fairly new area. Some works have addressed dynamic thermal management in bi/quad-core architectures. This work provides insight and explores different alternatives for thermal management in multicore architectures with 16 cores. Schemes employing both energy reduction and activity migration are explored and improvements for thread migration schemes are proposed.
引用
收藏
页码:1055 / 1065
页数:11
相关论文
共 50 条
  • [41] Parallel tiled QR factorization for multicore architectures
    Buttari, Alfredo
    Langou, Julien
    Kurzak, Jakub
    Dongarra, Jack
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2008, 20 (13): : 1573 - 1590
  • [42] On the consolidation of mixed criticalities applications on multicore architectures
    Esposito, Stefano
    Avramenko, Sehriy
    Violante, Massimo
    2016 17TH IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2016, : 57 - 62
  • [43] Optimization Strategies for Automated Parallelization for Multicore Architectures
    Ivutin, Alexey
    Troshina, Anna
    Novikov, Alexander S.
    2019 29TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2019, : 345 - 350
  • [44] Analysis and Tuning of Libtensor Framework on Multicore Architectures
    Ibrahim, Khaled Z.
    Williams, Samuel W.
    Epifanovsky, Evgeny
    Krylov, Anna I.
    2014 21ST INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2014,
  • [45] An efficient parallel set container for multicore architectures
    de Vega, Alvaro
    Andrade, Diego
    Fraguela, Basilio B.
    APPLICATIONS, TOOLS AND TECHNIQUES ON THE ROAD TO EXASCALE COMPUTING, 2012, 22 : 369 - 376
  • [46] Directed Test Generation for Validation of Multicore Architectures
    Qin, Xiaoke
    Mishra, Prabhat
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (03)
  • [47] PARALLEL PROGRAMMING MODELS FOR HETEROGENEOUS MULTICORE ARCHITECTURES
    Ferrer, Roger
    Bellens, Pieter
    Beltran, Vicenc
    Gonzalez, Marc
    Martorell, Xavier
    Badia, Rosa M.
    Ayguade, Eduard
    Yeom, Jae-Seung
    Schneider, Scott
    Koukos, Konstantinos
    Alvanos, Michail
    Nikolopoulos, Dimitrios S.
    Bilas, Angelos
    IEEE MICRO, 2010, 30 (05) : 42 - 53
  • [48] Latencies of conflicting writes on contemporary multicore Architectures
    Weidendorfer, Josef
    Ott, Michael
    Klug, Tobias
    Trinitis, Carsten
    PARALLEL COMPUTING TECHNOLOGIES, PROCEEDINGS, 2007, 4671 : 318 - 327
  • [49] Modeling and characterizing power variability in multicore architectures
    Meng, Ke
    Huebbers, Frank
    Joseph, Russ
    Ismail, Yehea
    ISPASS 2007: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2007, : 146 - +
  • [50] A Maude Framework for Cache Coherent Multicore Architectures
    Bijo, Shiji
    Johnsen, Einar Broch
    Pun, Ka I.
    Tarifa, Silvia Lizeth Tapia
    REWRITING LOGIC AND ITS APPLICATIONS, WRLA 2016, 2016, 9942 : 47 - 63