Design of an offset-tolerant voltage sense amplifier bit-line sensing circuit for SRAM memories

被引：4
|
作者：
Licciardo, G. D. [1 ]
Cappetta, C. [1 ]
Di Benedetto, L. [1 ]
Rubino, A. [1 ]
机构：
[1] Univ Salerno, Dept Ind Engn DIIn, Via Giovanni Paolo 2,132, Salerno, Italy
来源：
ELECTRONICS LETTERS | 2016年 / 52卷 / 16期
关键词：
Timing circuits - Electric inverters - Integrated circuit design - Feedback amplifiers - Light amplifiers;
D O I：
10.1049/el.2016.1976
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The design of a new bit-line sensing scheme of SRAM memories is presented, which combines offset cancellation and compensation solutions. FCMOS inverters, brought to operate in their maximum gain region, are used to compensate the systematic offset of the sense amplifier and reduce the sensing delay. Systematic offset of the inverter amplifiers is cancelled by means of equalising feedback connections. A simulation analysis in Cadence environment and TSMC PDK demonstrates the very good potential of the proposed solution when it is compared with the recent and the established literature.
引用
收藏
页码：1372 / 1373
页数：2
相关论文
共 50 条
  • [1] Sensing Voltage Compensation Circuit for Low-Power DRAM Bit-Line Sense Amplifier
    Kim, Suk Min
    Oh, Tae Woo
    Jung, Seong-Ook
    [J]. 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2018, : 172 - 175
  • [2] A Bit-Line Voltage Sensing Circuit With Fused Offset Compensation and Cancellation Scheme
    Licciardo, Gian Domenico
    Di Benedetto, Luigi
    De Vita, Antonio
    Rubino, Alfredo
    Femia, Aldo
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (10) : 1633 - 1637
  • [3] An Offset-Tolerant Self-Correcting Sense Amplifier for Robust High Speed SRAM
    Bhatia, Praneet
    Reniwal, B. S.
    Vishvakarma, S. K.
    [J]. 2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [4] Inverted bit-line sense amplifier with offset-cancellation capability
    Park, J.
    Shin, D. -H.
    Cho, Y. -H.
    Kwon, K. -W.
    [J]. ELECTRONICS LETTERS, 2016, 52 (09) : 692 - 693
  • [5] Imbalance-Tolerant Bit-Line Sense Amplifier for Dummy-Less Open Bit-Line Scheme in DRAM
    Kim, Suk Min
    Song, Byungkyu
    Jung, Seong-Ook
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (06) : 2546 - 2554
  • [6] Compact Measurement Schemes for Bit-Line Swing, Sense Amplifier Offset Voltage, and Word-Line Pulse Width to Characterize Sensing Tolerance Margin in a 40 nm Fully Functional Embedded SRAM
    Chen, Yen-Huei
    Chou, Shao-Yu
    Li, Quincy
    Chan, Wei-Min
    Sun, Dar
    Liao, Hung-Jen
    Wang, Ping
    Chang, Meng-Fan
    Yamauchi, Hiroyuki
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) : 969 - 980
  • [7] A Near-Threshold SRAM Design With Transient Negative Bit-Line Voltage Scheme
    Jiang, Chengzhi
    Ye, Zuochang
    Wang, Yan
    [J]. PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 71 - 74
  • [8] Real-time bit-line leakage balance circuit with four-input low-offset SA considering threshold voltage for SRAM stability design
    Peng, Chunyu
    Hu, Wei
    Zheng, Hao
    Lu, Wenjuan
    Dai, Chenghu
    Wu, Xiulong
    Lin, Zhiting
    Chen, Junning
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024,
  • [9] Bit-line leakage current tracking and self-compensation circuit for SRAM reliability design
    Dai, Chenghu
    Du, Yuanyuan
    Shi, Qi
    Wang, Ruixuan
    Zheng, Hao
    Lu, Wenjuan
    Peng, Chunyu
    Hao, Licai
    Lin, Zhiting
    Wu, Xiulong
    [J]. MICROELECTRONICS JOURNAL, 2023, 132
  • [10] Bit-line Sense Amplifier Using PMOS Charge Transfer Pre-amplifier for Low-Voltage DRAM
    Lee, Choongkeun
    Yim, Taegun
    Yoon, Hongil
    [J]. PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 1357 - 1361
12345