Fast full-search block matching

被引：63
|
作者：
Brünig, M [1 ]
Niehsen, W [1 ]
机构：
[1] Rhein Westfal TH Aachen, Inst Commun Engn, D-52056 Aachen, Germany
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY | 2001年 / 11卷 / 02期
关键词：
block matching; exhaustive search; fast full-search; motion estimation;
D O I：
10.1109/76.905989
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A fast full-search block-matching algorithm is developed, The matching criterion is the sum of absolute differences or the mean-square error, The algorithm evaluates lower bounds for the matching criteria for subdivided blocks in order to reduce the number of search positions. It also uses the lower bounds for a fast calculation of the matching criterion for the remaining search positions. The computational complexity of the algorithm is evaluated and compared to the three-step search strategy. The search result of the algorithm is identical to the search result of the exhaustive search.
引用
收藏
页码：241 / 247
页数：7
相关论文
共 50 条
  • [1] Deliberation with "Fast full-search block matching"
    Lu, JM
    Lin, ZH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (01) : 97 - 99
  • [2] Fast full-search block matching algorithm motion estimation alternatives in FPGA
    Olivares, Joaquin
    Benavides, Ignacio
    Hormigo, Javier
    Villalba, Julio
    Zapata, Emilio
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 671 - 674
  • [3] Fast full-search block-matching algorithm for motion-compensated video compression
    Lin, YC
    Tai, SC
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1997, 45 (05) : 527 - 531
  • [4] An Efficient VLSI Architecture for Full-Search Block Matching Algorithms
    Chen-Yi Lee
    Mei-Cheng Lu
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 15 : 275 - 282
  • [5] Buffer size optimization for full-search block matching algorithms
    Yeh, YH
    Lee, CY
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 76 - 85
  • [6] Scalable VLSI architectures for full-search block matching algorithms
    Yeh, YH
    Lee, CY
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1035 - 1038
  • [7] An efficient VLSI architecture for full-search block matching algorithms
    Lee, CY
    Lu, MC
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 15 (03): : 275 - 282
  • [8] Efficient and configurable full-search block-matching processors
    Roma, N
    Sousa, L
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (12) : 1160 - 1167
  • [9] A hierarchical design methodology for full-search block matching motion estimation
    Rehan, Mohamed
    El-Kharashi, M. Watheq
    Gebali, Fayez
    MULTIDIMENSIONAL SYSTEMS AND SIGNAL PROCESSING, 2006, 17 (04) : 327 - 341
  • [10] PARAMETERIZABLE VLSI ARCHITECTURES FOR THE FULL-SEARCH BLOCK-MATCHING ALGORITHM
    DEVOS, L
    STEGHERR, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (10): : 1309 - 1316
12345