A MapReduce framework implementation for Network-on-Chip platforms

被引：0

作者：

Gyftakis, Konstantinos ^{[1
]}

Anagnostopoulos, Iraklis ^{[1
]}

Soudris, Dimitrios ^{[1
]}

Reisis, Dionysios ^{[2
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece

[2] Univ Athens, GR-10679 Athens, Greece

来源：

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

All facets of society are generating increasing amounts of data confirming the term big data for modern applications. The next generation of embedded systems will be dominated by such smart applications offering a wide range of communication services. Driven also by hardware changes and the adoption of the many-core architectural template, a better resource management scheme is required. MapReduce is a programming model capable of processing large data sets with a parallel distributed algorithm using a large number of processing nodes. In this paper, we present a MapReduce framework for an embedded many-core Network-on-Chip platform with distributed shared memory characteristics. The proposed framework, which supports bare-metal systems, provides a scalable solution for data processing in a many-core system, while fully utilizing the platform's characteristics and achieving application speedup.

引用

页码：120 / 123

页数：4

共 50 条

[31] Implementation of a Configurable Router for Embedded Network-on-Chip Support in FPGAs
Pau, Ronny
Manjikian, Naraig
2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 25 - 28
[32] A Topology for Network-on-Chip
Kalita, Alakesh
Ray, Kaushik
Biswas, Abhijit
Hussain, Md. Anwar
2016 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2016,
[33] On network-on-chip comparison
Salminen, Erno
Kulmala, Ari
Hamalainen, Timo D.
DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 503 - 510
[34] The Runahead Network-On-Chip
Li, Zimo
Miguel, Joshua San
Jerger, Natalie Enright
PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 333 - 344
[35] Sensor network-on-chip
Varatkar, Girish V.
Narayanan, Sriram
Shanbhag, Naresh R.
Jones, Douglas
2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 35 - 38
[36] PIRATE: A framework for power/performance exploration of network-on-chip architectures
Palermo, C
Silvano, C
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 521 - 531
[37] User-Centric Design Space Exploration for Heterogeneous Network-on-Chip Platforms
Chou, Chen-Ling
Marculescu, Radu
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 15 - 20
[38] POSEIDON: A Framework for Application-Specific Network-on-Chip Synthesis for Heterogeneous Chip Multiprocessors
Kwon, Soohyun
Pasricha, Sudeep
Cho, Jeonghun
2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 182 - 188
[39] CERI: Cost-Effective Routing Implementation Technique for Network-on-Chip
Bishnoi, Rimpy
Laxmi, Vijay
Gaur, Manoj Singh
Bin Ramlee, Radi Husin
Zwolinski, Mark
2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 59 - 64
[40] The Chip Is the Network: Toward a Science of Network-on-Chip Design
Marculescu, Radu
Bogdan, Paul
FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2007, 2 (04): : 371 - 461

← 1 2 3 4 5 →