A MapReduce framework implementation for Network-on-Chip platforms

被引：0

作者：

Gyftakis, Konstantinos ^{[1
]}

Anagnostopoulos, Iraklis ^{[1
]}

Soudris, Dimitrios ^{[1
]}

Reisis, Dionysios ^{[2
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece

[2] Univ Athens, GR-10679 Athens, Greece

来源：

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

All facets of society are generating increasing amounts of data confirming the term big data for modern applications. The next generation of embedded systems will be dominated by such smart applications offering a wide range of communication services. Driven also by hardware changes and the adoption of the many-core architectural template, a better resource management scheme is required. MapReduce is a programming model capable of processing large data sets with a parallel distributed algorithm using a large number of processing nodes. In this paper, we present a MapReduce framework for an embedded many-core Network-on-Chip platform with distributed shared memory characteristics. The proposed framework, which supports bare-metal systems, provides a scalable solution for data processing in a many-core system, while fully utilizing the platform's characteristics and achieving application speedup.

引用

页码：120 / 123

页数：4

共 50 条

[21] An Accurate Power and Temperature Simulation Framework for Network-on-Chip
Yang, Jianxun
Cao, Shan
PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2016, : 166 - 171
[22] Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey
Asadi, Bahareh
Zia, Syed Maqsood
Al-Khafaji, Hamza Mohammed Ridha
Mohamadian, Asghar
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2023, 39 (01): : 11 - 25
[23] Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey
Bahareh Asadi
Syed Maqsood Zia
Hamza Mohammed Ridha Al-Khafaji
Asghar Mohamadian
Journal of Electronic Testing, 2023, 39 : 11 - 25
[24] Validation of Executable Application Models Mapped onto Network-on-Chip Platforms
Maeaettae, Sanna
Indrusiak, Leandro Soares
Ost, Luciano
Moeller, Leandro
Nurmi, Jari
Glesner, Manfred
Moraes, Fernando
2008 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2008, : 118 - +
[25] An implementation framework of mapreduce email social network analysis
Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan
WMuNeP - Proc. ACM Workshop Wirel. Multimedia Networking Comput., Co-located MSWiM, 1600, (67-69):
[26] An Implementation Framework of MapReduce Email Social Network Analysis
Gau, Rung-Hung
Hsieh, Tzu-Chiang
Tsai, Sheng-Wen
Cheng, Ching-Pei
WMUNEP 11: PROCEEDINGS OF THE SEVENTH ACM WORKSHOP ON WIRELESS MULTIMEDIA NETWORKING AND COMPUTING, 2011, : 67 - 69
[27] Design and Implementation of a Hybrid Switching Router for the Reconfigurable Network-on-Chip
Nguyen, Hung K.
Xuan-Tu Tran
PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2016, : 328 - 333
[28] Core/Task Associations For Efficient Application Implementation On Network-On-Chip
Bougherara, Maamar
Nedjah, Nadia
Bennouar, Djamel
Rahmoun, Rym
Sadok, Amel
Mourelle, Luiza de Macedo
2018 INTERNATIONAL CONFERENCE ON COMPUTER AND APPLICATIONS (ICCA), 2018, : 18 - 22
[29] ISO/OSI compliant network-on-chip implementation for CNN applications
Malki, S
Hansson, A
Spaanenburg, L
Åkesson, B
BIOENGINEERED AND BIOINSPIRED SYSTEMS II, 2005, 5839 : 341 - 352
[30] A generic network-on-chip architecture for reconfigurable systems:: Implementation and evaluation
Vestias, Mario P.
Neto, Horacio C.
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 737 - 740

← 1 2 3 4 5 →