A MapReduce framework implementation for Network-on-Chip platforms

被引：0

作者：

Gyftakis, Konstantinos ^{[1
]}

Anagnostopoulos, Iraklis ^{[1
]}

Soudris, Dimitrios ^{[1
]}

Reisis, Dionysios ^{[2
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece

[2] Univ Athens, GR-10679 Athens, Greece

来源：

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

All facets of society are generating increasing amounts of data confirming the term big data for modern applications. The next generation of embedded systems will be dominated by such smart applications offering a wide range of communication services. Driven also by hardware changes and the adoption of the many-core architectural template, a better resource management scheme is required. MapReduce is a programming model capable of processing large data sets with a parallel distributed algorithm using a large number of processing nodes. In this paper, we present a MapReduce framework for an embedded many-core Network-on-Chip platform with distributed shared memory characteristics. The proposed framework, which supports bare-metal systems, provides a scalable solution for data processing in a many-core system, while fully utilizing the platform's characteristics and achieving application speedup.

引用

页码：120 / 123

页数：4

共 50 条

[11] A Scalable Network-on-Chip based Neural Network Implementation on FPGAs
Thanh Thi Thanh Bui
Phillips, Braden
2019 IEEE - RIVF INTERNATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION TECHNOLOGIES (RIVF), 2019, : 30 - 35
[12] Implementing Cellular Automata modeled applications on Network-on-Chip platforms
Zompakis, N.
Papadopoulos, L.
Sirakoulis, G.
Soudris, D.
VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 288 - 291
[13] Designing Heterogeneous Embedded Network-on-Chip Platforms With Users in Mind
Chou, Chen-Ling
Marculescu, Radu
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (09) : 1301 - 1314
[14] Network-on-Chip Implementation of Midimew-Connected Mesh Network
Awal, Md Rabiul
Rahman, M. M. Hafizur
2013 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT), 2013, : 265 - 271
[15] Architecture and Network-on-Chip Implementation of a New Hierarchical Interconnection Network
Awal, Md. Rabiul
Rahman, M. M. Hafizur
Nor, Rizal Mohd
Sembok, Tengku Mohd Bin Tengku
Akhand, M. A. H.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (02)
[16] Physical implementation of the DSPIN network-on-chip in the FAUST architecture
Miro-Panades, Ivan
Clermidy, Fabien
Vivet, Pascal
Greiner, Alain
NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 139 - +
[17] Design and implementation of congestion aware router for network-on-chip
Balakrishnan, Melvin T.
Venkatesh, T. G.
Bhaskar, A. Vijaya
INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 43 - 57
[18] Design and implementation of routing scheme for wireless network-on-chip
Wang, Yi
Zhao, Dan
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1357 - 1360
[19] Implementation of guaranteed services in the MANGO clockless network-on-chip
Bjerregaard, T.
Sparso, J.
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (04): : 217 - 229
[20] Network-on-Chip Emulation Framework for Multimedia SoC Development
Singla, Garbi
Tobajas, Felix
de Armas, Valentin
VLSI CIRCUITS AND SYSTEMS VI, 2013, 8764

← 1 2 3 4 5 →