A CORDIC-based unified systolic architecture for sliding window applications of discrete transforms

被引：11
|
作者：
Kar, DC [1 ]
Rao, VVB [1 ]
机构：
[1] N DAKOTA STATE UNIV,DEPT ELECT ENGN,FARGO,ND 58105
来源：
IEEE TRANSACTIONS ON SIGNAL PROCESSING | 1996年 / 44卷 / 02期
关键词：
D O I：
10.1109/78.485943
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A CORDIC-based, unified systolic architecture for sliding window applications of the discrete Fourier transform (DFT), the discrete Hartley transform (DHT), the discrete cosine transform (DCT), and the discrete sine transform (DST) is proposed. Compared to earlier works, the proposed scheme offers significant reduction in hardware, particularly for DHT. For an N-point DHT, it requires only right perpendicular N/2 left perpendicular + 1 processing elements, each consisting of one CORDIC processor and two adders.
引用
收藏
页码：441 / 444
页数：4
相关论文
共 50 条
  • [41] Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority
    Lee, Min-Woo
    Yoon, Ji-Hwan
    Park, Jongsun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (05) : 1060 - 1068
  • [42] Efficient CORDIC-Based Sine and Cosine Implementation for a Dataflow Architecture (Extended Abstract)
    Khankin, Daniel
    Raz, Elad
    Tayari, Ilan
    CYBER SECURITY CRYPTOGRAPHY AND MACHINE LEARNING (CSCML 2020), 2020, 12161 : 128 - 142
  • [43] A Novel CORDIC Based Unified Architecture for DCT and IDCT
    Xiao, Liyi
    Huang, Hai
    2012 INTERNATIONAL CONFERENCE ON OPTOELECTRONICS AND MICROELECTRONICS (ICOM), 2012, : 496 - 500
  • [44] CORDIC-based Hann windowed sliding DFT architecture for real-time spectrum analysis with bounded error-accumulation
    Kulshreshtha, Tanmai
    Dhar, Anindya S.
    IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (05) : 487 - 495
  • [45] A CORDIC-Based Architecture with Adjustable Precision and Flexible Scalability to Implement Sigmoid and Tanh Functions
    Chen, Hui
    Jiang, Lin
    Luo, Yuanyong
    Lu, Zhonghai
    Fu, Yuxiang
    Li, Li
    Yu, Zongguang
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [46] CORDIC-based VLSI Architecture for Implementing CI-OFDM and Its FPGA Prototype
    Kumar, Vikas
    Ray, Kailash Chandra
    Kumar, Preetam
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [47] A Novel Paradigm of CORDIC-Based FFT Architecture Framed on the Optimality of High-Radix Computation
    Ayan Banerjee
    Anindya Sundar Dhar
    Circuits, Systems, and Signal Processing, 2021, 40 : 311 - 334
  • [48] A CORDIC-Based Low-Power Statistical Feature Computation Engine for WSN Applications
    Biswas, Dwaipayan
    Maharatna, Koushik
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (12) : 4011 - 4028
  • [49] A Novel Paradigm of CORDIC-Based FFT Architecture Framed on the Optimality of High-Radix Computation
    Banerjee, Ayan
    Dhar, Anindya Sundar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (01) : 311 - 334
  • [50] CORDIC-based direct digital frequency synthesizer: Comparison with a ROM-based architecture in FPGA implementation
    Park, M
    Kim, K
    Lee, JA
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (06) : 1282 - 1285
12345