A CORDIC-based unified systolic architecture for sliding window applications of discrete transforms

被引：11
|
作者：
Kar, DC [1 ]
Rao, VVB [1 ]
机构：
[1] N DAKOTA STATE UNIV,DEPT ELECT ENGN,FARGO,ND 58105
来源：
IEEE TRANSACTIONS ON SIGNAL PROCESSING | 1996年 / 44卷 / 02期
关键词：
D O I：
10.1109/78.485943
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A CORDIC-based, unified systolic architecture for sliding window applications of the discrete Fourier transform (DFT), the discrete Hartley transform (DHT), the discrete cosine transform (DCT), and the discrete sine transform (DST) is proposed. Compared to earlier works, the proposed scheme offers significant reduction in hardware, particularly for DHT. For an N-point DHT, it requires only right perpendicular N/2 left perpendicular + 1 processing elements, each consisting of one CORDIC processor and two adders.
引用
收藏
页码：441 / 444
页数：4
相关论文
共 50 条
  • [31] Sliding window RLS method based on CORDIC
    Shi B.-B.
    Qian L.-J.
    Cheng Z.
    Huangfu K.
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2010, 32 (11): : 2304 - 2308
  • [32] Unified CORDIC-based chip to realise DFT/DHT/DCT/DST
    Das, B
    Banerjee, S
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (04): : 121 - 127
  • [33] A CORDIC-BASED PIPELINED ARCHITECTURE FOR ROBOT DIRECT KINEMATIC POSITION COMPUTATION
    LEE, CSG
    CHEN, CL
    IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 317 - 320
  • [34] Angle recoding cordic-based systolic arrays for DFT and DHT of prime length
    Katiyar, M
    Prabhu, KMM
    COMPUTERS & ELECTRICAL ENGINEERING, 1999, 25 (03) : 181 - 191
  • [35] Angle recoding cordic-based systolic arrays for DFT and DHT of prime length
    Katiyar, Mayank
    Prabhu, K.M.M.
    Computers and Electrical Engineering, 1999, 25 (03): : 181 - 193
  • [36] FAST PIPELINED CORDIC-BASED ADAPTIVE LATTICE PREDICTOR - ALGORITHMS AND ARCHITECTURE
    PANESCU, D
    HU, YH
    TOMPKINS, WJ
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 1995, 142 (05): : 339 - 344
  • [37] A cost-effective CORDIC-based architecture for adaptive lattice filters
    Shiraishi, S
    Haseyama, M
    Kitajima, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (03): : 567 - 576
  • [38] A CORDIC-based digital quadrature mixer: Comparison with a ROM-based architecture
    Nahm, SY
    Han, KT
    Sung, WY
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : C385 - C388
  • [39] CORDIC-based architecture with channel state information for OFDM baseband receiver
    Peng, CS
    Chuang, YS
    Wen, KA
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (02) : 403 - 412
  • [40] A cordic-based reconfigrable systolic array processor for MIMO-OFDM wireless communications
    Seki, Katsutoshi
    Kobori, Tomoyoshi
    Okello, James
    Ikekawa, Masao
    2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 639 - 644
12345