共 50 条
- [1] NBTI reliability analysis for a 90nm CMOS technology [J]. ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 257 - 260
- [2] 90nm generation RF CMOS technology [J]. ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 363 - 369
- [3] Voltage Clamping Requirements for ESD Protection of Inputs in 90nm CMOS Technology [J]. ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 50 - 58
- [4] Bootstrapped switch in low-voltage digital 90nm CMOS technology [J]. Norchip 2005, Proceedings, 2005, : 234 - 236
- [5] Comparative analysis of comparators in 90nm CMOS Technology [J]. 2018 INTERNATIONAL CONFERENCE ON POWER ENERGY, ENVIRONMENT AND INTELLIGENT CONTROL (PEEIC), 2018, : 493 - 500
- [6] Reliability Study of the 90nm CMOS Inverter [J]. ENABLING SCIENCE AND NANOTECHNOLOGY, 2011, 1341 : 181 - 184
- [7] A 60 GHz power amplifier in 90nm CMOS technology [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 769 - 772
- [8] Substrate isolation in 90nm RF-CMOS technology [J]. 35th European Microwave Conference, Vols 1-3, Conference Proceedings, 2005, : 89 - 92
- [9] Design of a Low Power PLL in 90nm CMOS Technology [J]. 2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
- [10] Investigation of the characteristics of GIDL current in 90nm CMOS technology [J]. CHINESE PHYSICS, 2006, 15 (03): : 645 - 648