Voltage acceleration NBTI study for a 90nm CMOS technology

被引:0
|
作者
Wen, SJ [1 ]
Hinh, L [1 ]
Puchner, H [1 ]
机构
[1] Cypress Semicond Inc, Technol R&D, San Jose, CA 95134 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, NBTI lifetime data for 10% Idsat shift (and 10% Vtsat shift) vs. stress voltage for different transistor geometries with a nitrided thin gate oxide were measured over a wide range of stress gate voltages. It was found that the voltage acceleration factor increases with decreasing stress voltage resulting in a non-linearity of the log lifetime vs. stress voltage relationship. It was also found that the large area MOSFET exhibits NBTI saturation phenomena after stressing over a long time period before it reaches the 10% Idsat shift lifetime limit criteria. The lifetime vs. PMOSFET geometry will also be discussed in detail.
引用
收藏
页码:147 / 148
页数:2
相关论文
共 50 条
  • [1] NBTI reliability analysis for a 90nm CMOS technology
    Puchner, H
    Hinh, L
    [J]. ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 257 - 260
  • [2] 90nm generation RF CMOS technology
    Stamper, Anthony
    Bolam, Ronald
    Coolbaugh, Douglas
    Chanda, Kaushik
    Collins, David
    Dunn, James
    He, Zhong-Xiang
    Erturk, Mete
    Eshun, Ebenezer
    Lindgren, Peter
    McDevitt, Thomas
    Moon, Matthew
    Porth, Bruce
    Rathore, Hazara
    Onge, Stephen St.
    Snavely, Colleen
    Tiersch, Matthew
    Winslow, Arthur
    Zwonik, Robert
    [J]. ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 363 - 369
  • [3] Voltage Clamping Requirements for ESD Protection of Inputs in 90nm CMOS Technology
    Lee, Jeffrey
    Rosenbaum, Elyse
    [J]. ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 50 - 58
  • [4] Bootstrapped switch in low-voltage digital 90nm CMOS technology
    Lillebrekke, Christian
    Wulff, Carsten
    Ytterdal, Trond
    [J]. Norchip 2005, Proceedings, 2005, : 234 - 236
  • [5] Comparative analysis of comparators in 90nm CMOS Technology
    Khatak, Anil
    Kumar, Manoj
    Dhull, Sanjeev
    [J]. 2018 INTERNATIONAL CONFERENCE ON POWER ENERGY, ENVIRONMENT AND INTELLIGENT CONTROL (PEEIC), 2018, : 493 - 500
  • [6] Reliability Study of the 90nm CMOS Inverter
    Hadi, Dayanasari Abdul
    Soin, Norhayati
    Hatta, S. F. Wan Muhamad
    [J]. ENABLING SCIENCE AND NANOTECHNOLOGY, 2011, 1341 : 181 - 184
  • [7] A 60 GHz power amplifier in 90nm CMOS technology
    Heydari, Babak
    Bohsali, Mounir
    Adabi, Ehsan
    Niknejad, Ali M.
    [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 769 - 772
  • [8] Substrate isolation in 90nm RF-CMOS technology
    Barbier-Petot, Celine
    Bardy, Serge
    Biard, Christele
    Descamps, Philippe
    [J]. 35th European Microwave Conference, Vols 1-3, Conference Proceedings, 2005, : 89 - 92
  • [9] Design of a Low Power PLL in 90nm CMOS Technology
    Patil, Prashant Thane
    Ingale, Vaishali
    [J]. 2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [10] Investigation of the characteristics of GIDL current in 90nm CMOS technology
    Chen, HF
    Hao, Y
    Ma, XH
    Zhang, JC
    Li, K
    Cao, YR
    Zhang, JF
    Zhou, PJ
    [J]. CHINESE PHYSICS, 2006, 15 (03): : 645 - 648