SimEvents Based High Level Early Design Space Exploration and Modeling of a 3D Network on Chip

被引：0

作者：

Mediouni, Nejib ^{[1
]}

Ben Abid, Samir ^{[1
]}

Kallel, Oussama ^{[1
]}

Hasnaoui, Salem ^{[1
]}

机构：

[1] Univ Tunis El Manar, Natl Engn Sch Tunis, Commun Syst Lab SysCom, Tunis, Tunisia

来源：

2015 10TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT) | 2015年

关键词：

NoC; 3D NoC; Discrete Event Simulation; SimEvents;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The transition from 2D to 3D Network on Chips is have recently gained momentum with research effort targeted to solving the different implementation issues. The planification and design space exploration for 3D NoCs, intuitively harder than for 2D NoCs, calls for more flexible and powerful simulation tools. The Matlab ecosystem is appropriate for the implementation of such simulation systems. In this paper, we present the simulation of a model of a mesh 4x4x3 3D NoC using SimEvents, a Discrete Event Simulation accessible through Mathworks Simulink. The performance of the whole NoC is measured for the whole network, and for the side, corner, and middle nodes.

引用

页码：157 / 158

页数：2

共 50 条

[21] An evolutionary approach for 3D architectural space layout design exploration
Dino, Ipek Gursel
[J]. AUTOMATION IN CONSTRUCTION, 2016, 69 : 131 - 150
[22] Digital LDO Modeling for Early Design Space Exploration
Leitner, Stefan
West, Paul
Lu, Chao
Wang, Haibo
[J]. 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 7 - 12
[23] High-performance processor design based on 3D on-chip cache
Yi, Lei
Shan, Guangbao
Liu, Song
Xie, Chengmin
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 47 : 486 - 490
[24] Design of Space Class Library for 3D Geological Modeling
Xu, Hua
Wu, Qiang
Wang, Yu
Yang, Huan
Ma, ZiQiang
[J]. 2014 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING (ICALIP), VOLS 1-2, 2014, : 596 - 599
[25] Surface-based Exploration for Autonomous 3D Modeling
Song, Soohwan
Jo, Sungho
[J]. 2018 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2018, : 4319 - 4326
[26] Design Space Exploration for Three-dimensional Network-on-chip
Wu, Ji
Xie, Dong-qing
[J]. 2015 INTERNATIONAL CONFERENCE ON SOFTWARE, MULTIMEDIA AND COMMUNICATION ENGINEERING (SMCE 2015), 2015, : 129 - 134
[27] COMRANCE: A Rapid Method for Network-on-Chip Design Space Exploration
Zhang, Mingzhe
Shi, Yangguang
Zhang, Fa
Liu, Zhiyong
[J]. 2016 SEVENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2016,
[28] Modeling Remapping Based Fault Tolerance Techniques for Chip Multiprocessor Cache with Design Space Exploration
Choudhury, Avishek
Sikdar, Biplab K.
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (01): : 59 - 73
[29] Modeling Remapping Based Fault Tolerance Techniques for Chip Multiprocessor Cache with Design Space Exploration
Avishek Choudhury
Biplab K. Sikdar
[J]. Journal of Electronic Testing, 2020, 36 : 59 - 73
[30] 3D electromagnetic modeling and design flow in system level
Renko, A
Arslan, AN
[J]. 2003 IEEE International Symposium on Electromagnetic Compatibility (EMC), Vols 1 and 2, Symposium Record, 2003, : 1077 - 1080

← 1 2 3 4 5 →