COMRANCE: A Rapid Method for Network-on-Chip Design Space Exploration

被引:0
|
作者
Zhang, Mingzhe [1 ,2 ]
Shi, Yangguang [1 ,2 ]
Zhang, Fa [3 ]
Liu, Zhiyong [1 ]
机构
[1] Chinese Acad Sci, Beijing Key Lab Mobile Comp & Pervas Device, ICT, Beijing, Peoples R China
[2] Univ Chinese Acad Sci, Beijing, Peoples R China
[3] Chinese Acad Sci, Key Lab Intelligent Informat Proc, ICT, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
PERFORMANCE; REGRESSION; ACCURATE; POWER; MODEL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the communication sub-system that connecting various on-chip components, Network-on-Chip (NoC) has a great influence on the performance of multi-/many-core processors. Because of NoC model contains a large number of parameters, the design space exploration (DSE) for NoC is a critical problem for the architects. Similar to the core design, existing DSE process mainly depends on iteratively time-consuming simulations. To lower the time budget, many previous studies focus on reducing the simulations. However, most of the proposed works based on regression or machine learning techniques, whose accuracy will be significantly affected by the scale of training set. It still needs a lot of simulations to build the training set. Previous work of network analysis has shown that, the upper limit of network latency can be estimated at the network diameter and congestion. Based on this perspective, we propose a novel approach to DSE of NoC, called COMRANCE, which provides rapid searching for the configuration with the best performance. We experimental show that, the method can provide exploration for a variety of parameters for detail designing while allowing the architect to balance the exploration granularity and time budget. The method also supports the comparison of area and power consumption among various configurations, and it is convenient to incorporate with expert knowledge in the method. We implement the framework of COMRANCE and evaluate it with different configurations and benchmarks. The experiment shows that, on average, COMRANCE achieves the reliability at 90.91% with benchmark driven and 92.32% with synthetic traffic driven. Besides this, we analyze the factors which affects the reliability of COMRANCE, such as injection rate and NoC scale. We also find that the major factor that affects the reliability of COMRANCE varies as the injection rate changes. Finally, we show that the DSE time cost for COMRANCE linearly increased as the scale of NoC grows.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Design space exploration on heterogeneous network-on-chip
    Cardoso, RS
    Kreutz, ME
    Carro, L
    Susin, AA
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 428 - 431
  • [2] Design Space Exploration for Three-dimensional Network-on-chip
    Wu, Ji
    Xie, Dong-qing
    [J]. 2015 INTERNATIONAL CONFERENCE ON SOFTWARE, MULTIMEDIA AND COMMUNICATION ENGINEERING (SMCE 2015), 2015, : 129 - 134
  • [3] A Flexible Network-on-Chip Simulator for Early Design Space Exploration
    Grecu, Cristian
    Ivanov, Andre
    Saleh, Resve
    Rusu, Claudia
    Anghel, Lorena
    [J]. 2008 1ST MICROSYSTEMS AND NANOELECTRONICS RESEARCH CONFERENCE, 2008, : 33 - +
  • [4] Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures
    Kreutz, M
    Marcon, CA
    Carro, L
    Wagner, F
    Susin, AA
    [J]. SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 190 - 195
  • [5] Quantitative design space exploration of routing-switches for Network-on-Chip
    Neuenhahn, M. C.
    Blume, H.
    Chair, T. G. Noll
    [J]. ADVANCES IN RADIO SCIENCE, 2008, 6 (145-150) : 145 - 150
  • [6] User-Centric Design Space Exploration for Heterogeneous Network-on-Chip Platforms
    Chou, Chen-Ling
    Marculescu, Radu
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 15 - 20
  • [7] Hierarchical network-on-chip design method
    Microprocessor Research and Development Center, Peking University, Beijing 100871, China
    [J]. Beijing Daxue Xuebao Ziran Kexue Ban, 2007, 5 (669-676):
  • [8] Application-specific Network-on-Chip Design Space Exploration Framework for Neuromorphic Processor
    Kang, Ziyang
    Wang, Shiying
    Wang, Lei
    Li, Shiming
    Qu, Lianhua
    Shi, Wei
    Gong, Rui
    Xu, Weixia
    [J]. 17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), 2020, : 71 - 80
  • [9] Trace-Driven Simulation and Design Space Exploration of Network-on-Chip Topologies on FPGA
    Sangeetha, G. S.
    Radhakrishnan, Vignesh
    Prasad, Prabhu
    Parane, Khyamling
    Talawar, Basavaraj
    [J]. PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), 2018, : 129 - 134
  • [10] Fast Simulation of a Many-NPL Network-on-Chip for Microarchitectural Design Space Exploration
    Kang, Jintaek
    Yi, Changjae
    Lee, Keonjoo
    Lee, Seungwook
    Ryu, Soojung
    Ha, Soonhoi
    [J]. 2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 131 - 138