共 50 条
- [1] Design space exploration on heterogeneous network-on-chip [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 428 - 431
- [2] Design Space Exploration for Three-dimensional Network-on-chip [J]. 2015 INTERNATIONAL CONFERENCE ON SOFTWARE, MULTIMEDIA AND COMMUNICATION ENGINEERING (SMCE 2015), 2015, : 129 - 134
- [3] A Flexible Network-on-Chip Simulator for Early Design Space Exploration [J]. 2008 1ST MICROSYSTEMS AND NANOELECTRONICS RESEARCH CONFERENCE, 2008, : 33 - +
- [4] Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures [J]. SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 190 - 195
- [6] User-Centric Design Space Exploration for Heterogeneous Network-on-Chip Platforms [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 15 - 20
- [7] Hierarchical network-on-chip design method [J]. Beijing Daxue Xuebao Ziran Kexue Ban, 2007, 5 (669-676):
- [8] Application-specific Network-on-Chip Design Space Exploration Framework for Neuromorphic Processor [J]. 17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), 2020, : 71 - 80
- [9] Trace-Driven Simulation and Design Space Exploration of Network-on-Chip Topologies on FPGA [J]. PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), 2018, : 129 - 134
- [10] Fast Simulation of a Many-NPL Network-on-Chip for Microarchitectural Design Space Exploration [J]. 2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 131 - 138