An evolutionary approach for 3D architectural space layout design exploration

被引:42
|
作者
Dino, Ipek Gursel [1 ]
机构
[1] Univ Mah, Middle East Tech Univ, Dept Architecture, Dumlupinar Bulvari 1, TR-06800 Ankara, Turkey
关键词
Design exploration; Evolutionary algorithms; Architectural space layout design; GENETIC ALGORITHM; BOUND ALGORITHM; FACILITY; SEARCH; OPTIMIZATION; HEURISTICS;
D O I
10.1016/j.autcon.2016.05.020
中图分类号
TU [建筑科学];
学科分类号
0813 ;
摘要
This work introduces Evolutionary Architectural Space layout Explorer (EASE), a design tool that facilitates the optimization of 3D space layouts. EASE addresses architectural design exploration and the need to attend to many alternatives simultaneously in layout design. For this, we use evolutionary optimization to find a balance between divergent exploration and convergent exploitation. EASE comprises a novel sub-heuristic that constructs valid spatial layouts, a mathematical framework to quantify the satisfaction of constraints, and evolutionary operators to improve alternative layouts' fitness. We test EASE on the design of a library building. We evaluate EASE's performance for different building forms and different evolutionary algorithm parameters. The results suggest that EASE can generate valid layouts, quantify the constraints' degree of satisfaction and find a number of optimal layout solutions. The layouts that EASE generates are intended not as end results but design artifacts that provide insight into the solution space for further exploration. (C) 2016 Elsevier B.V. All rights reserved.
引用
收藏
页码:131 / 150
页数:20
相关论文
共 50 条
  • [1] TSVs in Early Layout Design Exploration for 3D ICs
    Ahmed, Mohammad A.
    Chrzanowska-Jeske, M.
    [J]. 2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [2] Design Space Exploration for 3D Integrated Circuits
    Xie, Yuan
    Ma, Yuchun
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2309 - +
  • [3] EvoArch: An evolutionary algorithm for architectural layout design
    Wong, Samuel S. Y.
    Chan, Keith C. C.
    [J]. COMPUTER-AIDED DESIGN, 2009, 41 (09) : 649 - 667
  • [4] An exploration of 3d printing design space inspired by masonry
    Carneau, Paul
    Mesnil, Romain
    Roussel, Nicolas
    Baverel, Olivier
    [J]. IASS 60TH ANNIVERSARY SYMPOSIUM (IASS SYMPOSIUM 2019) - 9TH INTERNATIONAL CONFERENCE ON TEXTILE COMPOSITES AND INFLATABLE STRUCTURES (STRUCTURAL MEMBRANES 2019), 2019, : 1247 - 1255
  • [5] The Presentation of 3D Holographic Projection Technology in Architectural Space Decoration Design
    Wang, Jing
    [J]. REVIEWS OF ADHESION AND ADHESIVES, 2023, 11 (03): : 726 - 743
  • [6] Design Space Exploration of Negative Capacitance Effect in MFIM Structure: A 3D Phase Field Approach
    Aayush
    Pahwa, Girish
    Chauhan, Yogesh Singh
    [J]. 8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 115 - 117
  • [7] Design Space Exploration of 3D Network-on-Chip: A Sensitivity-based Optimization Approach
    Lee, Dongjin
    Das, Sourav
    Kim, Dae Hyun
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (03)
  • [8] MOELA: A Multi-Objective Evolutionary/Learning Design Space Exploration Framework for 3D Heterogeneous Manycore Platforms
    Qi, Sirui
    Li, Yingheng
    Pasricha, Sudeep
    Kim, Ryan Gary
    [J]. 2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [9] Optimum 3D fixture layout design
    Wang, MY
    [J]. PROCEEDINGS OF THE 3RD WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-5, 2000, : 79 - 84
  • [10] New approach to block-level 3D IC layout design
    Grzesiak-Kopec, Katarzyna
    Ogorzalek, Maciej
    [J]. 2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,