TSV Manufacturing Yield and Hidden Costs for 3D IC Integration

被引：105
|
作者：
Lau, John H. [1 ]
机构：
[1] Ind Technol Res Inst, Elect & Optoelect Labs, Hsinchu 310, Taiwan
来源：
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词：
THROUGH-SILICON VIAS; FILLED TSV; WAFER; INTERPOSER; SYSTEM; FABRICATION; TECHNOLOGY; DESIGN;
D O I：
10.1109/ECTC.2010.5490828
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
3D integration consists of 3D IC packaging, 3D IC integration, and 3D Si integration. They are different and in general, the TSV (through-silicon-via) separates the 3D IC packaging and 3D IC/Si integrations, i.e., the latter two use TSV, but 3D IC packaging does not. TSV for 3D integration is >26 years old technology, which (with a new concept that every chip could have two active surfaces) is the focus of this study. Emphasis is placed on the TSV manufacturing yield and hidden costs. A 3D integration roadmap is also provided.
引用
收藏
页码：1031 / 1042
页数：12
相关论文
共 50 条
  • [41] Monolithic 3D IC vs. TSV-based 3D IC in 14nm FinFET Technology
    Samal, Sandeep Kumar
    Nayak, Deepak
    Ichihashi, Motoi
    Banna, Srinivasa
    Lim, Sung Kyu
    2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
  • [42] Front to backside alignment for TSV based 3D integration
    Windrich, Frank
    Schenke, Andreas
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [43] Electrical Measurement and Analysis of TSV/RDL for 3D Integration
    Sun, Xin
    Fang, Runiu
    Zhu, Yunhui
    Zhong, Xiao
    Bian, Yuan
    Ma, Shenglin
    Miao, Min
    Chen, Jing
    Wang, Yan
    Jin, Yufeng
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 709 - 712
  • [44] Fundamentals of TSV and Recent Trend of 3D Integration & Packaging
    Fukushima T.
    Journal of Japan Institute of Electronics Packaging, 2022, 25 (07): : 700 - 708
  • [45] Copper Through Silicon Via (TSV) for 3D integration
    Kothandaraman, C.
    Himmel, B.
    Safran, J.
    Golz, J.
    Maier, G.
    Farooq, M. G.
    Graves-Abe, T.
    Landers, W.
    Volant, R.
    Petrarca, K.
    Chen, F.
    Sullivan, T. D.
    LaRosa, G.
    Robson, N.
    Hannon, R.
    Iyer, S. S.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [46] Experimental characterization of TSV liquid cooling for 3D integration
    Park, Manseok
    Kim, Sungdong
    Kim, Sarah Eunkyung
    2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 241 - 243
  • [47] High-level TSV Resource Sharing and Optimization for TSV based 3D IC Designs
    Lee, Byunghyun
    Kim, Taewhan
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 153 - 158
  • [48] Process Integration and Testing of TSV Si Interposers for 3D Integration Applications
    Lannon, J., Jr.
    Hilton, A.
    Huffman, A.
    Lueck, M.
    Vick, E.
    Goodwin, S.
    Cunningham, G.
    Malta, D.
    Gregory, C.
    Temple, D.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 268 - 273
  • [49] Copper-nail TSV technology for 3D-stacked IC integration
    Snoeckx, Koen
    Beyne, Eric
    Swinnen, Bart
    SOLID STATE TECHNOLOGY, 2007, 50 (05) : 53 - 55
  • [50] Substrate impact on 2.5/3D IC costs
    Garrou, Phil
    SOLID STATE TECHNOLOGY, 2013, 56 (08) : 10 - 10
12345