Decomposition-Aware Standard Cell Design Flows to Enable Double-Patterning Technology

被引:10
|
作者
Liebmann, Lars [1 ]
Pietromonaco, David
Graf, Matthew [2 ]
机构
[1] IBM Corp, Hopewell Jct, NY 12533 USA
[2] IBM Corp, Burlington, VT USA
关键词
double-patterning technology (DPT); design rule checking (DRC); standard cell design; placement; routing;
D O I
10.1117/12.879643
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Maintaining the microelectronics industry's aggressive pace of density scaling beyond the resolution limits of optical lithography is forcing the introduction of double-patterning technology (DPT) that effectively doubles the pattern density achievable with 193nm optical lithography. This paper investigates the degree to which DPT affects design tools, layout methodologies, and data standards. Design solutions are demonstrated and the efficiency of various double-patterning aware design methodologies is compared based on the first metal level of a 20nm-node standard cell design flow. Necessary design-tool and data-standard requirements for a DPT-aware standard cell design flows are enumerated and summarized.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] Robust memory cell cylinder capacitor with cross double patterning technology
    Kim, Seong-Goo
    Kim, Cheon Bae
    SOLID-STATE ELECTRONICS, 2010, 54 (12) : 1675 - 1679
  • [32] Optimally Minimizing Overlay Violation in Self-aligned Double Patterning Decomposition for Row-based Standard Cell Layout in Polynomial Time
    Xiao, Zigang
    Du, Yuelin
    Tian, Hailong
    Wong, Martin D. F.
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 32 - 39
  • [33] On Process-Aware 1-D Standard Cell Design
    Zhang, Hongbo
    Wong, Martin D. F.
    Chao, Kai-Yuan
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 842 - +
  • [34] Maximum Delay Variation Temperature-Aware Standard Cell Design
    Pons, Marc
    Nagel, Jean-Luc
    Piguet, Christian
    2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 296 - 299
  • [35] Uniformity-Aware Standard Cell Design with Accurate Shape Control
    Zhang, Hongbo
    Wong, Martin D. F.
    Chao, Kai-Yuan
    Deng, Liang
    Choi, Soo-Han
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION III, 2009, 7275
  • [36] Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs
    Kuang, Jian
    Chow, Wing-Kai
    Young, Evangeline F. Y.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1319 - 1332
  • [37] Pattern matching for identifying and resolving non-decomposition-friendly designs for Double Patterning Technology (DPT)
    Wang, Lynn T. -N.
    Dai, Vito
    Capodieci, Luigi
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII, 2013, 8684
  • [38] Double-via-driven standard cell library design
    Lin, Tsai-Ying
    Lin, Tsung-Han
    Tung, Hui-Hsiang
    Lin, Rung-Bin
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1212 - 1217
  • [39] Design of Low Leakage Variability Aware ONOFIC CMOS Standard Cell Library
    Sharma, Vijay Kumar
    Pattanaik, Manisha
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (11)
  • [40] Density Aware Cell Library Design for Design-Technology Co-Optimization
    Nishizawa, Shinichi
    Nakura, Toru
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 261 - 261