共 50 条
- [32] Optimally Minimizing Overlay Violation in Self-aligned Double Patterning Decomposition for Row-based Standard Cell Layout in Polynomial Time 2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 32 - 39
- [33] On Process-Aware 1-D Standard Cell Design 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 842 - +
- [34] Maximum Delay Variation Temperature-Aware Standard Cell Design 2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 296 - 299
- [35] Uniformity-Aware Standard Cell Design with Accurate Shape Control DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION III, 2009, 7275
- [37] Pattern matching for identifying and resolving non-decomposition-friendly designs for Double Patterning Technology (DPT) DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII, 2013, 8684
- [38] Double-via-driven standard cell library design 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1212 - 1217
- [40] Density Aware Cell Library Design for Design-Technology Co-Optimization PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 261 - 261