Decomposition-Aware Standard Cell Design Flows to Enable Double-Patterning Technology

被引:10
|
作者
Liebmann, Lars [1 ]
Pietromonaco, David
Graf, Matthew [2 ]
机构
[1] IBM Corp, Hopewell Jct, NY 12533 USA
[2] IBM Corp, Burlington, VT USA
关键词
double-patterning technology (DPT); design rule checking (DRC); standard cell design; placement; routing;
D O I
10.1117/12.879643
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Maintaining the microelectronics industry's aggressive pace of density scaling beyond the resolution limits of optical lithography is forcing the introduction of double-patterning technology (DPT) that effectively doubles the pattern density achievable with 193nm optical lithography. This paper investigates the degree to which DPT affects design tools, layout methodologies, and data standards. Design solutions are demonstrated and the efficiency of various double-patterning aware design methodologies is compared based on the first metal level of a 20nm-node standard cell design flow. Necessary design-tool and data-standard requirements for a DPT-aware standard cell design flows are enumerated and summarized.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] Lithography Aware Regular Cell Design Based on a Predictive Technology Model
    Gomez, Sergio
    Moll, Francesc
    JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (04) : 588 - 600
  • [42] self-aligned Double Patterning Friendly Configuration for Standard Cell Library Considering Placement Impact
    Gao, Jhih-Rong
    Yu, Bei
    Huang, Ru
    Pan, David Z.
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII, 2013, 8684
  • [43] A SIMPLE AND SCALABLE TECHNOLOGY FOR MICRO AND NANO-TOPOGRAPHIC PATTERNING OF STANDARD CELL CULTUREWARE TO SCREEN CELL BEHAVIOUR IN VITRO
    Cadarso, Victor J.
    Abdelmaksoud, Hazem
    Carthew, James
    Cowley, Karla
    Simpson, Kaylene
    Spatz, Joachim
    Brugger, Juergen
    Thiessen, Helmut
    Elnathan, Roey
    Voelcker, Nicholas
    Frith, Jessica
    Cadarso, Victor J.
    TISSUE ENGINEERING PART A, 2022, 28 : S221 - S221
  • [44] Optimal transistor sizing for maximum yield in variation-aware standard cell design
    Abbas, Zia
    Olivieri, Mauro
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (07) : 1400 - 1424
  • [45] Practical application of full-feature alternating phase-shifting technology for a phase-aware standard-cell design flow
    Sanie, M
    Côté, M
    Hurat, P
    Malhotra, V
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 93 - 96
  • [46] Process results using automatic pitch decomposition and double patterning technology (DPT) at k1eff <0.20
    Huckabay, Judy
    Staud, Wolf
    Naber, Robert
    van Oosten, Anto
    Nikolski, Peter
    Hsu, Stephen
    Socha, R. J.
    Dusa, M., V
    Flagello, Donis
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
  • [47] Design Space Exploration of FinFETs with Double Fin Heights for Standard Cell Library
    Lin, Chi-Hung
    Chen, Chia-Shiang
    Chang, Yu-He
    Zhang, Yu-Ting
    Fang, Shang-Rong
    Santra, Santanu
    Lin, Rung-Bin
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 673 - 678
  • [48] Design Technology Co-optimization for 14/10nm Metal1 Double Patterning Layer
    Duan, Yingli
    Su, Xiaojing
    Chen, Ying
    Su, Yajuan
    Shao, Feng
    Zhang, Recco
    Lei, Junjiang
    Wei, Yayi
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY X, 2016, 9781
  • [49] Configurable Redundant Via-Aware Standard Cell Design Considering Multi-Via Mechanism
    Kan, Tsang-Chi
    Hong, Hung-Ming
    Chen, Ying-Jung
    Ruan, Shanq-Jang
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 322 - 326
  • [50] Architectural strategies in standard-cell design for the 7 nm and beyond technology node
    Sherazi, Syed Muhammad Yasser
    Chava, Bharani
    Debacker, Peter
    Bardon, Marie Garcia
    Schuddinck, Pieter
    Firouzi, Farshad
    Raghavan, Praveen
    Mercha, Abdelkarim
    Verkest, Diederik
    Ryckaert, Julien
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2016, 15 (01):