Decomposition-Aware Standard Cell Design Flows to Enable Double-Patterning Technology

被引:10
|
作者
Liebmann, Lars [1 ]
Pietromonaco, David
Graf, Matthew [2 ]
机构
[1] IBM Corp, Hopewell Jct, NY 12533 USA
[2] IBM Corp, Burlington, VT USA
关键词
double-patterning technology (DPT); design rule checking (DRC); standard cell design; placement; routing;
D O I
10.1117/12.879643
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Maintaining the microelectronics industry's aggressive pace of density scaling beyond the resolution limits of optical lithography is forcing the introduction of double-patterning technology (DPT) that effectively doubles the pattern density achievable with 193nm optical lithography. This paper investigates the degree to which DPT affects design tools, layout methodologies, and data standards. Design solutions are demonstrated and the efficiency of various double-patterning aware design methodologies is compared based on the first metal level of a 20nm-node standard cell design flow. Necessary design-tool and data-standard requirements for a DPT-aware standard cell design flows are enumerated and summarized.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization
    Xu, Xiaoqing
    Cline, Brian
    Yeric, Greg
    Yu, Bei
    Pan, David Z.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 699 - 712
  • [22] Double Patterning Interactions with Wafer Processing, OPC and Physical Design Flows
    Lucas, Kevin
    PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 95 - 95
  • [23] Template-Mask Design Methodology for Double Patterning Technology
    Hsu, Chin-Hsiung
    Chang, Yao-Wen
    Nassif, Sani Richard
    2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 107 - 111
  • [24] Double Patterning for 20nm and Beyond: Design Rules Aware Splitting
    Desouky, Tamer
    Abercrombie, David
    Kim, Hojun
    Choi, Soohan
    PHOTOMASK TECHNOLOGY 2012, 2012, 8522
  • [25] Implementing and Validating Double Patterning in 22 nm to 16 nm Product-Design and Patterning Flows
    Noh, Myung-Soo
    Seo, Beom-Seok
    Lee, Suk-Joo
    Miloslavsky, Alex
    Cork, Christopher
    Barnes, Levi
    Lucas, Kevin
    OPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640
  • [26] Native-Conflict and Stitch-Aware Wire Perturbation for Double Patterning Technology
    Fang, Shao-Yun
    Chen, Szu-Yu
    Chang, Yao-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (05) : 703 - 716
  • [27] On Refining Standard Cell Placement for Self-aligned Double Patterning
    Chen, Ye-Hong
    Wang, Sheng-He
    Wang, Ting-Chi
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1492 - 1497
  • [28] Aging-Aware Standard Cell Library Design
    Kiamehr, Saman
    Firouzi, Farshad
    Ebrahimi, Mojtaba
    Tahoori, Mehdi B.
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [29] Checking design conformance and optimizing manufacturability using automated double patterning decomposition
    Cork, Chris
    Ward, Brian
    Barnes, Levi
    Painter, Ben
    Lucas, Kevin
    Luk-Pat, Gerry
    Wiaux, Vincent
    Verhaegen, Staf
    Maenhoudt, Mireille
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION II, 2008, 6925
  • [30] Multiple-Patterning Lithography-Aware Routing for Standard Cell Layout Synthesis
    Lin, Kuen-Wey
    Li, Yih-Lang
    Lin, Rung-Bin
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 534 - 537