Double Patterning for 20nm and Beyond: Design Rules Aware Splitting

被引:1
|
作者
Desouky, Tamer [1 ]
Abercrombie, David [2 ]
Kim, Hojun [3 ]
Choi, Soohan [3 ]
机构
[1] Mentor Graph Egypt, 79 El-Nozha St, Cairo, Egypt
[2] Mentor Graph Corp, Cary, NC USA
[3] Samsung Elect Co LTD, Yeongtong, South Korea
来源
PHOTOMASK TECHNOLOGY 2012 | 2012年 / 8522卷
关键词
double patterning; OPC; design ruules; lithography;
D O I
10.1117/12.946589
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Double patterning presents itsel fas one of the best candidates for pushing the limits of ArF lithography to 20nm technology node and below. It has the advantage of theorectically decreassing the minimum resolvable pitch by a factor of two, or the improvement of the process window by relaxing teh lithographic conditions. Double patterning though has its own complexities. Not only sophiscated design in terms of minimum CD and layout topology which increases coding burden on enginers to let the splitting code be aware of such numerous rules. In this context, we are proposing a new double patterning flow. It will be shown how the splitting can be done while taking into account numerous design rules. And finally , rules prioritiation will be discussed in order to avoid conflicts between them.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Double Patterning Optimization in 20nm SRAM Design
    Lin, Qi
    Hisamura, Toshiyuki
    Chong, Nui
    Pan, Hans
    Wu, Yun
    Chang, Jonathan
    Wu, Xin
    PHOTOMASK TECHNOLOGY 2014, 2014, 9235
  • [2] 20nm VIA BEOL Patterning Challenges
    Lee, Chien-Hsien S.
    Mehta, Sohan Singh
    Hwang, Wontae
    Tsai, Hui Husan
    Anderson, Michael
    Wei, Yayi
    Herrick, Matthew
    Hu, Xiang
    Jeon, Bumhwan
    Pal, Shyam
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXX, 2013, 8682
  • [3] 20nm and beyond physical design implementation take PR changes
    He, X. J.
    Hao, X. L.
    INFORMATION SCIENCE AND ELECTRONIC ENGINEERING, 2017, : 41 - 44
  • [4] Proximity Effect Correction for 20nm dimension patterning
    Tsunoda, Dai
    Shoji, Masahiro
    Tatsugawa, Mitsuko
    Tsunoe, Hiroyuki
    Iino, Yusuke
    Jedrasik, Piotr
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES, 2009, 7271
  • [5] NAND Flash Scaling beyond 20nm
    Koh, Yohwan
    2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 3 - 5
  • [6] EUV OPC for the 20nm node and beyond
    Clifford, Chris H.
    Zou, Yi
    Latypov, Azat
    Kritsun, Oleg
    Wallow, Thomas
    Levinson, Harry J.
    Jiang, Fan
    Civay, Deniz
    Standiford, Keith
    Schlief, Ralph
    Sun, Lei
    Wood, Obert R.
    Raghunathan, Sudhar
    Mangat, Pawitter
    Koh, Hui Peng
    Higgins, Craig
    Schefske, Jeffrey
    Singh, Mandeep
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY III, 2012, 8322
  • [7] Laser Produced Plasma EUV Light Source for EUVL Patterning at 20nm Node and Beyond
    Fomenkov, Igor V.
    Brandt, David C.
    Farrar, Nigel R.
    La Fontaine, Bruno
    Boewering, Norbert R.
    Brown, Daniel J.
    Ershov, Alex I.
    Myers, David W.
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IV, 2013, 8679
  • [8] Millisecond annealing: extendible 20nm and beyond
    Hebb, Jeff
    SOLID STATE TECHNOLOGY, 2011, 54 (05) : 24 - 24
  • [9] Reliability Study on Technology Trends Beyond 20nm
    Amat, Esteve
    Calomarde, Antonio
    Rubio, Antonio
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 414 - 418
  • [10] Spacer defined double patterning for (sub-)20nm half pitch single damascene structures
    Versluijs, Janko
    Siew, Yong Kong
    Kunnen, Eddy
    Vangoidsenhoven, Diziana
    Demuynck, Steven
    Wiaux, Vincent
    Dekkers, Harold
    Beyer, Gerald
    OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973