Decomposition-Aware Standard Cell Design Flows to Enable Double-Patterning Technology

被引:10
|
作者
Liebmann, Lars [1 ]
Pietromonaco, David
Graf, Matthew [2 ]
机构
[1] IBM Corp, Hopewell Jct, NY 12533 USA
[2] IBM Corp, Burlington, VT USA
关键词
double-patterning technology (DPT); design rule checking (DRC); standard cell design; placement; routing;
D O I
10.1117/12.879643
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Maintaining the microelectronics industry's aggressive pace of density scaling beyond the resolution limits of optical lithography is forcing the introduction of double-patterning technology (DPT) that effectively doubles the pattern density achievable with 193nm optical lithography. This paper investigates the degree to which DPT affects design tools, layout methodologies, and data standards. Design solutions are demonstrated and the efficiency of various double-patterning aware design methodologies is compared based on the first metal level of a 20nm-node standard cell design flow. Necessary design-tool and data-standard requirements for a DPT-aware standard cell design flows are enumerated and summarized.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Layout Decomposition and Legalization for Double-Patterning Technology
    Ghaida, Rani S.
    Agarwal, Kanak B.
    Nassif, Sani R.
    Yuan, Xin
    Liebmann, Lars W.
    Gupta, Puneet
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (02) : 202 - 215
  • [2] Self-Aligned Double-Patterning Aware Legalization
    Xiang, Hua
    Nam, Gi-Joon
    Tellez, Gustavo
    Ramji, Shyam
    Xu, Xiaoqing
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1145 - 1150
  • [3] Double-patterning interactions with wafer processing, optical proximity correction, and physical design flows
    Lucas, Kevin
    Cork, Christopher
    Miloslavsky, Alexander
    Luk-Pat, Gerard
    Barnes, Levi
    Hapli, John
    Lewellen, John
    Rollins, Greg
    Wiaux, Vincent
    Verhaegen, Staf
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (03):
  • [4] Variability-aware double-patterning layout optimization for analog circuits
    Li, Yongfu
    Perez, Valerio
    Tripathi, Vikas
    Lee, Zhao Chuan
    Tseng, I-Lun
    Ong, Jonathan Yoong Seang
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XII, 2018, 10588
  • [5] Decomposition-aware layout optimization for 20/14nm standard cells
    Wang, Lynn T-N.
    Madhavan, Sriram
    Malik, Shobhit
    Chiu, Eric
    Capodieci, Luigi
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY VIII, 2014, 9053
  • [6] A pattern-based methodology for optimizing stitches in double-patterning technology
    Wang, Lynn T. -N.
    Madhavan, Sriram
    Dai, Vito
    Capodieci, Luigi
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY IX, 2015, 9427
  • [7] Placement-Aware Decomposition of a Digital Standard Cells Library for Double Patterning Lithography
    Wassal, Amr G.
    Sharaf, Heba
    Hammouda, Sherif
    PHOTOMASK TECHNOLOGY 2012, 2012, 8522
  • [8] Interactions of double patterning technology with wafer processing, OPC and design flows
    Lucas, Kevin
    Cork, Chris
    Miloslavsky, Alex
    Luk-Pat, Gerry
    Barnes, Levi
    Hapli, John
    Lewellen, John
    Rollins, Greg
    Wiaux, Vincent
    Verhaegen, Staf
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [9] Triple Patterning Lithography aware Optimization for Standard Cell based Design
    Kuang, Jian
    Chow, Wing-Kai
    Young, Evangeline F. Y.
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 108 - 115
  • [10] ACLV driven double-patterning decomposition with extensively added printing assist features (PrAFs)
    Meiring, Jason E.
    Haffner, Henning
    Fonseca, Carlos
    Halle, Scott D.
    Mansfield, Scott M.
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520