Triple Patterning Lithography aware Optimization for Standard Cell based Design

被引:0
|
作者
Kuang, Jian [1 ]
Chow, Wing-Kai [1 ]
Young, Evangeline F. Y. [1 ]
机构
[1] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, NT, Peoples R China
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Triple Patterning Lithography (TPL) is regarded as a promising technique to handle the manufacturing challenges in 14nm and beyond technology node. It is necessary to consider TPL in early design stages to make the layout more TPL friendly and reduce the manufacturing cost. In this paper, we propose a flow to co-optimize cell layout decomposition and detailed placement. Our cell decomposition approach can enumerate all coloring solutions with the minimum number of stitches. Experimental results show that our approach can outperform the existing work in all aspects of stitch number, HPWL and running time.
引用
收藏
页码:108 / 115
页数:8
相关论文
共 50 条
  • [1] Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs
    Kuang, Jian
    Chow, Wing-Kai
    Young, Evangeline F. Y.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1319 - 1332
  • [2] Constrained Pattern Assignment for Standard Cell Based Triple Patterning Lithography
    Tian, Haitong
    Du, Yuelin
    Zhang, Hongbo
    Xiao, Zigang
    Wong, Martin D. F.
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 178 - 185
  • [3] Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography
    Yu, Bei
    Xu, Xiaoqing
    Gao, Jhih-Rong
    Lin, Yibo
    Li, Zhuo
    Alpert, Charles J.
    Pan, David Z.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 726 - 739
  • [4] Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography
    Yu, Bei
    Xu, Xiaoqing
    Gao, Jhih-Rong
    Pan, David Z.
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 349 - 356
  • [5] TRIAD: A Triple Patterning Lithography Aware Detailed Router
    Lin, Yen-Hung
    Yu, Bei
    Pan, David Z.
    Li, Yih-Lang
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 123 - 129
  • [6] Multiple-Patterning Lithography-Aware Routing for Standard Cell Layout Synthesis
    Lin, Kuen-Wey
    Li, Yih-Lang
    Lin, Rung-Bin
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 534 - 537
  • [7] Lithography-patterning-fidelity-aware electron-optical system design optimization
    Chen, Sheng-Yung
    Ng, Hoi-Tou
    Ma, Shiau-Yi
    Chen, Hsing-Hong
    Liu, Chun-Hung
    Tsai, Kuen-Yu
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2011, 29 (06):
  • [8] SUALD: Spacing Uniformity-Aware Layout Decomposition in Triple Patterning Lithography
    Chen, Zihao
    Yao, Hailong
    Cai, Yici
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 566 - 571
  • [9] Lithography Aware Design Optimization using ILT
    Jeong, Jaeyoon
    Jeong, Seokyun
    Ahn, Changhoon
    Jang, Yongsun
    Lee, Sukjoo
    Cecil, Thomas
    Son, Donghwan
    Chow, Tatung
    Kim, David
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [10] Triple Patterning Lithography-aware Detailed Routing Ensuring Via Layer Decomposability
    Wu, Hua-Yi
    Fang, Shao-Yun
    2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2018,