Reduction of test vectors volume by means of gate-level reconfiguration

被引：0

作者：

Starecek, Lukas ^{[1
]}

Sekanina, Lukas ^{[1
]}

Kotasek, Zdenek ^{[1
]}

机构：

[1] Brno Univ Technol, Fac Informat Technol, Brno 61266, Czech Republic

来源：

2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a new concept which allows the reduction of test vectors volume is presented. The concept is based on reconfiguration of some gates of circuit under test. Instead of testing the original circuit, a circuit which has the same topology (but some of its gate functions are reconfigured) is actually tested. Two possible implementations of the reconfiguration are investigated. Preliminary experiments indicate that test length can be reduced to approx. 70% of its initial value while the increase in transistors is moderate.

引用

页码：255 / 258

页数：4

共 50 条

[41] Induction-based gate-level verification of multipliers
Chang, YT
Cheng, KTT
[J]. ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 190 - 193
[42] A mixed method of leakage optimization for gate-level netlist
[J]. Yang, Hai-Gang, 2010, Science Press (36):
[43] Scalable gate-level models for power and timing analysis
Badaroglu, Mustafa
Van der Plas, Geert
Wambacq, Piet
Donnay, Stephane
Gielen, Georges
De Man, Hugo
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2938 - +
[44] Improving gate-level ATPG by traversing concurrent EFSMs
Di Guglielmo, Giuseppe
Fummi, Franco
Marconcini, Cristina
Pravadelli, Graziano
[J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 172 - +
[45] Using conjugate symmetries to enhance gate-level simulations
Maurer, Peter M.
[J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 636 - 641
[46] Fault coverage and fault efficiency of transistor shorts using gate-level simulation and test generation
Higami, Yoshinobu
Saluja, Kewal K.
Takahashi, Hiroshi
Takamatsu, Yuzo
[J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 781 - +
[47] Machine learning approach to gate-level evolvable hardware
Iba, H
Iwata, M
Higuchi, T
[J]. EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 327 - 343
[48] Evolutionary design of gate-level polymorphic digital circuits
Sekanina, L
[J]. APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 185 - 194
[49] Hardware IP Protection Through Gate-level Obfuscation
Li, Dongfang
Liu, Wenchao
Zou, Xuecheng
Liu, Zhenglin
[J]. 2015 14TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS (CAD/GRAPHICS), 2015, : 186 - 193
[50] Gate-level exception handling design for noise reduction in high-speed VLSI circuits
Chang, Sanghoan
Choi, Gwan
[J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 109 - +

← 1 2 3 4 5 →