Machine learning approach to gate-level evolvable hardware

被引:0
|
作者
Iba, H [1 ]
Iwata, M [1 ]
Higuchi, T [1 ]
机构
[1] Electrotech Lab, Ibaraki, Osaka 305, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Evolvable Hardware (EHW) is a hardware which modifies its own hardware structure according to the environmental changes. EHW is implemented on a programmable logic device (PLD), whose architecture can be altered by downloading a binary bit string, i.e. architecture bits. The architecture bits are adaptively acquired by genetic algorithms (GA). The target task of EHW is "Boolean concept formation", which has been intensively studied in machine learning literatures. Although many evolutionary or adaptive techniques were proposed to solve this class of problems, there have been very few comparative studies from the viewpoint of computational learning theory. This paper describes machine learning approach to the gate-level EHW, i.e. 1) MDL-based improvement of fitness evaluation, and 2) comparative studies of efficiency by PAC criterion. We also discuss the current extension of EHW and related works.
引用
收藏
页码:327 / 343
页数:17
相关论文
共 50 条
  • [1] Robot learning using gate-level evolvable hardware
    Keymeulen, D
    Konaka, K
    Iwata, M
    Kuniyoshi, K
    Higuchi, T
    LEARNING ROBOTS, PROCEEDINGS, 1998, 1545 : 173 - 188
  • [2] A gate-level model for morphogenetic evolvable hardware
    Lee, J
    Sitte, J
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 113 - 119
  • [3] Gate-level morphogenetic evolvable hardware for scalability and adaptation on FPGAs
    Lee, Justin
    Sitte, Joaquin
    AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 145 - +
  • [4] Evolvable hardware techniques for gate-level synthesis of combinational circuits
    Hernández-Aguirre, A
    INFORMATION PROCESSING WITH EVOLUTIONARY ALGORITHMS: FROM INDUSTRIAL APPLICATIONS TO ACADEMIC SPECULATIONS, 2005, : 177 - 194
  • [5] An evolutionary robot navigation system using a gate-level evolvable hardware
    Keymeulen, D
    Durantez, M
    Konaka, K
    Kuniyoshi, Y
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 195 - 209
  • [6] Hardware Trojans Classification for Gate-level Netlists based on Machine Learning
    Hasegawa, Kento
    Oya, Masaru
    Yanagisawa, Masao
    Togawa, Nozomu
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 203 - 206
  • [7] Hardware Trojan Detection using Unsupervised Machine Learning Algorithms in the Gate-level Netlist
    Karthikeyan, S.
    Prabhu, E.
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
  • [8] Hardware Trojan Detection using Unsupervised Machine Learning Algorithms in the Gate-level Netlist
    Amrita Vishwa Vidyapeetham, Amrita School of Engineering, Department of Electronics and Communication Engineering, Coimbatore, India
    Proc. CONECCT - IEEE Int. Conf. Electron., Comput. Commun. Technol.,
  • [9] Hardware Trojan Classification at Gate-level Netlists based on Area and Power Machine Learning Analysis
    Liakos, Konstantinos G.
    Georgakilas, Georgios K.
    Plessas, Fotis C.
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 412 - 417
  • [10] Data Augmentation for Machine Learning-Based Hardware Trojan Detection at Gate-Level Netlists
    Hasegawa, Kento
    Hidano, Seira
    Nozawa, Kohei
    Kiyomoto, Shinsaku
    Togawa, Nozomu
    2021 IEEE 27TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2021,