Robot learning using gate-level evolvable hardware

被引:0
|
作者
Keymeulen, D
Konaka, K
Iwata, M
Kuniyoshi, K
Higuchi, T
机构
[1] Electrotech Lab, Tsukuba, Ibaraki 305, Japan
[2] Log Design Corp, Mito, Ibaraki 305, Japan
来源
LEARNING ROBOTS, PROCEEDINGS | 1998年 / 1545卷
关键词
D O I
10.1007/3-540-49240-2_12
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Recently there has been a great interest in the design and study of evolvable and autonomous systems in order to control the behavior of physically embedded systems such as a mobile robot. This paper studies an evolutionary navigation system for a mobile robot using an evolvable hardware (EHW) approach. This approach is unique in that it combines learning and evolution, which was usually realized by software, with hardware. It can be regarded as an attempt to make hardware "softer". The task of the mobile robot is to reach a goal represented by a colored ball while avoiding obstacles during its motion. We show that our approach can evolve a set of rules to perform the task successfully. We also show that the evolvable hardware system learned off-line is robust and able to perform the desired behaviors in a more complex environment which is not seen in the learning stage.
引用
收藏
页码:173 / 188
页数:16
相关论文
共 50 条
  • [1] An evolutionary robot navigation system using a gate-level evolvable hardware
    Keymeulen, D
    Durantez, M
    Konaka, K
    Kuniyoshi, Y
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 195 - 209
  • [2] Machine learning approach to gate-level evolvable hardware
    Iba, H
    Iwata, M
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 327 - 343
  • [3] A gate-level model for morphogenetic evolvable hardware
    Lee, J
    Sitte, J
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 113 - 119
  • [4] Gate-level morphogenetic evolvable hardware for scalability and adaptation on FPGAs
    Lee, Justin
    Sitte, Joaquin
    AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 145 - +
  • [5] Evolvable hardware techniques for gate-level synthesis of combinational circuits
    Hernández-Aguirre, A
    INFORMATION PROCESSING WITH EVOLUTIONARY ALGORITHMS: FROM INDUSTRIAL APPLICATIONS TO ACADEMIC SPECULATIONS, 2005, : 177 - 194
  • [6] Hardware Trojan Detection using Unsupervised Machine Learning Algorithms in the Gate-level Netlist
    Karthikeyan, S.
    Prabhu, E.
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
  • [7] Hardware Trojan Detection using Unsupervised Machine Learning Algorithms in the Gate-level Netlist
    Amrita Vishwa Vidyapeetham, Amrita School of Engineering, Department of Electronics and Communication Engineering, Coimbatore, India
    Proc. CONECCT - IEEE Int. Conf. Electron., Comput. Commun. Technol.,
  • [8] Hardware Trojan Horse Detection Using Gate-Level Characterization
    Potkonjak, Miodrag
    Nahapetian, Ani
    Nelson, Michael
    Massey, Tammara
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 688 - 693
  • [9] Hardware Trojans Classification for Gate-level Netlists based on Machine Learning
    Hasegawa, Kento
    Oya, Masaru
    Yanagisawa, Masao
    Togawa, Nozomu
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 203 - 206
  • [10] Identification of Hardware Trojan in Gate-Level Netlist
    Mondal, Anindan
    Ghosh, Archisman
    Karmakar, Shubrojyoti
    Mahalat, Mahabub Hasan
    Roy, Suchismita
    Sen, Bibhash
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (09)