Robot learning using gate-level evolvable hardware

被引:0
|
作者
Keymeulen, D
Konaka, K
Iwata, M
Kuniyoshi, K
Higuchi, T
机构
[1] Electrotech Lab, Tsukuba, Ibaraki 305, Japan
[2] Log Design Corp, Mito, Ibaraki 305, Japan
来源
LEARNING ROBOTS, PROCEEDINGS | 1998年 / 1545卷
关键词
D O I
10.1007/3-540-49240-2_12
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Recently there has been a great interest in the design and study of evolvable and autonomous systems in order to control the behavior of physically embedded systems such as a mobile robot. This paper studies an evolutionary navigation system for a mobile robot using an evolvable hardware (EHW) approach. This approach is unique in that it combines learning and evolution, which was usually realized by software, with hardware. It can be regarded as an attempt to make hardware "softer". The task of the mobile robot is to reach a goal represented by a colored ball while avoiding obstacles during its motion. We show that our approach can evolve a set of rules to perform the task successfully. We also show that the evolvable hardware system learned off-line is robust and able to perform the desired behaviors in a more complex environment which is not seen in the learning stage.
引用
收藏
页码:173 / 188
页数:16
相关论文
共 50 条
  • [41] A Hardware Trojan Diagnosis Method for Gate-Level Netlists Based on Graph Theory
    Gao, Hongxu
    Zhai, Guangxi
    Li, Zeyu
    Zhou, Jia
    Li, Xiang
    Wang, Quan
    ELECTRONICS, 2024, 13 (12)
  • [42] A Hardware Trojan Detection Method for Gate-Level Netlists Employing the CAMELOT Measure
    Priyadharshini, M.
    Saravanan, P.
    Charukesh, V
    Fathima, Nihar Ahamed A.
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 183 - 187
  • [43] Evolvable hardware with genetic learning
    Higuchi, T
    Iwata, M
    Kajitani, J
    Yamada, H
    Manderick, B
    Hirao, Y
    Murakawa, M
    Yoshizawa, S
    Furuya, T
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 29 - 32
  • [44] Using conjugate symmetries to enhance gate-level simulations
    Maurer, Peter M.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 636 - 641
  • [45] GATE-LEVEL SIMULATION.
    d'Abreu, Manuel A.
    1600, (02):
  • [46] Gate-level evolutionary development using cellular automata
    Bidlo, Michal
    Vasicek, Zdenek
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 11 - 18
  • [47] Functional level implementation of evolvable hardware using genetic algorithms
    Karunya, B.
    Uma, R.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 671 - +
  • [48] An evolvable hardware layer for global and local learning of motor control in a hexapod robot
    Gallagher, JC
    INTERNATIONAL JOURNAL ON ARTIFICIAL INTELLIGENCE TOOLS, 2005, 14 (06) : 999 - 1017
  • [49] A fast modularity hardware Trojan detection technique for large scale gate-level netlists
    Chen, Wei
    Bai, Zhiyuan
    Pan, Gaoyuan
    Wang, Jian
    COMPUTERS & SECURITY, 2025, 148
  • [50] Reliable S-Box Hardware Implementation by Gate-Level Fault Masking Enhancement
    Saeide Sheikhpour
    Ali Mahani
    Nasour Bagheri
    Journal of Control, Automation and Electrical Systems, 2019, 30 : 214 - 228