Using conjugate symmetries to enhance gate-level simulations

被引：0
|
作者：
Maurer, Peter M. [1 ]
机构：
[1] Baylor Univ, Dept Comp Sci, Waco, TX 76798 USA
来源：
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
State machine based simulation of Boolean functions is substantially faster if the function being simulated is symmetric. Unfortunately function symmetries are comparatively rare. Conjugate symmetries can be used to reduce the state space for functions that have no detectable symmetries, allowing the benefits of symmetry to be applied to a much wider class of functions. Substantial improvements in simulation speed, from 30-40% have been realized using these techniques.
引用
收藏
页码：636 / 641
页数：6
相关论文
共 50 条
  • [1] GATE-LEVEL SIMULATION
    DABREU, MA
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (06): : 63 - 71
  • [2] Robot learning using gate-level evolvable hardware
    Keymeulen, D
    Konaka, K
    Iwata, M
    Kuniyoshi, K
    Higuchi, T
    [J]. LEARNING ROBOTS, PROCEEDINGS, 1998, 1545 : 173 - 188
  • [3] Gate-level evolutionary development using cellular automata
    Bidlo, Michal
    Vasicek, Zdenek
    [J]. PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 11 - 18
  • [4] Automatic Assertion Extraction in Gate-Level Simulation Using GPGPUs
    Ono, Shohei
    Matsumoto, Takeshi
    Fujita, Masahiro
    [J]. 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 522 - 523
  • [5] Gate-Level Simulation with GPU Computing
    Chatterjee, Debapriya
    Deorio, Andrew
    Bertacco, Valeria
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (03)
  • [6] Hardware Trojan Horse Detection Using Gate-Level Characterization
    Potkonjak, Miodrag
    Nahapetian, Ani
    Nelson, Michael
    Massey, Tammara
    [J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 688 - 693
  • [7] On Using Control Signals for Word-Level Identification in A Gate-Level Netlist
    Tashjian, Edward
    Davoodi, Azadeh
    [J]. 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [8] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 295 - 301
  • [9] GLA: Gate-Level Abstraction Revisited
    Mishchenko, Alan
    Een, Niklas
    Brayton, Robert
    Baumgartner, Jason
    Mony, Hari
    Nalla, Pradeep
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1399 - 1404
  • [10] Gate-level power estimation using tagged probabilistic simulation
    Ding, CS
    Tsui, CY
    Pedram, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (11) : 1099 - 1107
12345