Using conjugate symmetries to enhance gate-level simulations

被引：0
|
作者：
Maurer, Peter M. [1 ]
机构：
[1] Baylor Univ, Dept Comp Sci, Waco, TX 76798 USA
来源：
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
State machine based simulation of Boolean functions is substantially faster if the function being simulated is symmetric. Unfortunately function symmetries are comparatively rare. Conjugate symmetries can be used to reduce the state space for functions that have no detectable symmetries, allowing the benefits of symmetry to be applied to a much wider class of functions. Substantial improvements in simulation speed, from 30-40% have been realized using these techniques.
引用
收藏
页码：636 / 641
页数：6
相关论文
共 50 条
  • [21] Exploiting behavioral information in gate-level ATPG
    Chiusano, S
    Corno, F
    Prinetto, P
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 141 - 148
  • [22] Identification of Hardware Trojan in Gate-Level Netlist
    Mondal, Anindan
    Ghosh, Archisman
    Karmakar, Shubrojyoti
    Mahalat, Mahabub Hasan
    Roy, Suchismita
    Sen, Bibhash
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (09)
  • [23] New approach in gate-level glitch modelling
    Rabe, D
    Nebel, W
    [J]. EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 66 - 71
  • [24] Temporal Parallel Gate-level Timing Simulation
    Kim, Dusung
    Ciesielski, Maciej
    Shim, Kyuho
    Yang, Seiyang
    [J]. HLDVT: 2008 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2008, : 111 - +
  • [25] Gate-Level Circuit Reliability Analysis: A Survey
    Xiao, Ran
    Chen, Chunhong
    [J]. VLSI DESIGN, 2014,
  • [26] A technique for identifying RTL and gate-level correspondences
    Ravi, S
    Ghosh, I
    Boppana, V
    Jha, NK
    [J]. 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 591 - 594
  • [27] Library compatible Ceff for gate-level timing
    Sheehan, BN
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 826 - 830
  • [28] Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming
    Gajda, Zbysek
    Sekanina, Lukas
    [J]. 2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5, 2009, : 1599 - 1604
  • [29] An evolutionary robot navigation system using a gate-level evolvable hardware
    Keymeulen, D
    Durantez, M
    Konaka, K
    Kuniyoshi, Y
    Higuchi, T
    [J]. EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 195 - 209
  • [30] Gate-level synthesis for low-power using new transformations
    Pradhan, DK
    Chatterjee, M
    Swarna, MV
    Kunz, W
    [J]. 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 297 - 300
12345