Machine learning approach to gate-level evolvable hardware

被引:0
|
作者
Iba, H [1 ]
Iwata, M [1 ]
Higuchi, T [1 ]
机构
[1] Electrotech Lab, Ibaraki, Osaka 305, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Evolvable Hardware (EHW) is a hardware which modifies its own hardware structure according to the environmental changes. EHW is implemented on a programmable logic device (PLD), whose architecture can be altered by downloading a binary bit string, i.e. architecture bits. The architecture bits are adaptively acquired by genetic algorithms (GA). The target task of EHW is "Boolean concept formation", which has been intensively studied in machine learning literatures. Although many evolutionary or adaptive techniques were proposed to solve this class of problems, there have been very few comparative studies from the viewpoint of computational learning theory. This paper describes machine learning approach to the gate-level EHW, i.e. 1) MDL-based improvement of fitness evaluation, and 2) comparative studies of efficiency by PAC criterion. We also discuss the current extension of EHW and related works.
引用
收藏
页码:327 / 343
页数:17
相关论文
共 50 条
  • [21] Leveraging Gate-Level Properties to Identify Hardware Timing Channels
    Oberg, Jason
    Meiklejohn, Sarah
    Sherwood, Timothy
    Kastner, Ryan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (09) : 1288 - 1301
  • [22] Hardware Trojan Horse Detection Using Gate-Level Characterization
    Potkonjak, Miodrag
    Nahapetian, Ani
    Nelson, Michael
    Massey, Tammara
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 688 - 693
  • [23] TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection
    Lashen, Hazem
    Alrahis, Lilas
    Knechtel, Johann
    Sinanoglu, Ozgur
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [24] TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection
    Lashen, Hazem
    Alrahis, Lilas
    Knechtel, Johann
    Sinanoglu, Ozgur
    Proceedings - IEEE International Symposium on Circuits and Systems, 2023, 2023-May
  • [25] New approach in gate-level glitch modelling
    Rabe, D
    Nebel, W
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 66 - 71
  • [26] TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection
    New York University Abu Dhabi, United Arab Emirates
    arXiv,
  • [27] A Gate-Level Approach To Compiling For Quantum Computers
    Dietz, Henry G.
    2018 NINTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2018,
  • [28] An extrinsic function-level evolvable hardware approach
    Kalganova, T
    GENETIC PROGRAMMING, PROCEEDINGS, 2000, 1802 : 60 - 75
  • [29] FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness
    Sullivan, Dean
    Biggers, Jeff
    Zhu, Guidong
    Zhang, Shaojie
    Jin, Yier
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [30] Hardware Trojan Detection for Gate-Level Netlists Based on Multidimensional Features
    Li, Linyuan
    Xu, Jinfu
    Yan, Yingjian
    Zhao, Conghui
    Liu, Yanjiang
    Computer Engineering and Applications, 2023, 59 (18) : 278 - 284