Enhanced model based OPC for 65nm and below

被引:0
|
作者
Word, J [1 ]
Cobb, NB [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
关键词
OPC; model based; fragmentation; rules based; optical proximity correction;
D O I
暂无
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Current model based OPC software operates under a set of simple guiding principles. First, a design is fragmented into finitely sized segments, the sizes and numbers of which are limited by run-time and mask constraints. Within each fragment the intensity (aerial image) and edge-placement error (EPE) are calculated at a single location. Finally, the length of the entire fragment is moved to correct for the EPE at that location. Although the computation of intensity and EPE are "model based", the fragmentation and simulation site placement are typically "rules based". Problems with this methodology can arise whenever the location of the fragments and simulation points are non-optimal. This can be of particular concern with very low-k1 lithography employing hard off-axis illumination, where aerial image "ripples" are a known issue. The authors will propose several solutions to these issues involving model based optimization and placement of fragments and simulation sites.
引用
收藏
页码:XXI / XXX
页数:10
相关论文
共 50 条
  • [1] Enhanced model based OPC for 65nm and below
    Word, J
    Cobb, NB
    [J]. 24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 1305 - 1314
  • [2] Performance Enhanced Op-Amp for 65nm CMOS Technologies and Below
    Perez, Aldo Pena
    Maloberti, Franco
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 201 - 204
  • [3] Phenomena and OPC solution of ripple patterns for 65nm node
    Lai, CM
    Ho, JS
    Lai, CW
    Tsai, CK
    Tsay, CS
    Chen, JH
    Liu, RG
    Ku, YC
    Lin, BJ
    [J]. OPTICAL MICROLITHOGRAPHY XVII, PTS 1-3, 2004, 5377 : 1165 - 1171
  • [4] Combining OPC and design for printability into 65nm logic designs
    Lucas, K
    Yuan, CM
    Boone, R
    Strozewski, K
    Porter, J
    Tian, RQ
    Wimmer, K
    Cobb, J
    Wilkinson, B
    Toublan, O
    [J]. DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING II, 2004, 5379 : 158 - 169
  • [5] A new category of particles at 65nm technology and below
    Rathei, Dieter
    Neuber, Andreas
    [J]. 2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 380 - 382
  • [6] 65nm OPC and design optimization by using simple electrical transistor simulation
    Trouiller, Y
    Devoivre, T
    Belledent, M
    Foussadier, F
    Borjon, A
    Patterson, K
    Lucas, K
    Couderc, C
    Sundermann, F
    Urbani, JC
    Baron, S
    Rody, Y
    Chapon, JD
    Arnaud, F
    Entradas, J
    [J]. DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING III, 2005, 5756 : 378 - 388
  • [7] An integrated solution for photomask manufacturing, handling and storage at 65nm and below
    Schwitzgebel, Jorg
    Xiao, Guangming
    Rockwell, Barry
    Nozaki, Sammy
    Darvish, Ali
    Wu, Chris
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
  • [8] Challenges in gate level modeling for delay and SI at 65nm and below
    Keller, Igor
    Tam, King Ho
    Kariat, Vinod
    [J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 468 - 473
  • [9] Megasonic cleaning tool seeks a clean sweep at 65nm and below
    不详
    [J]. SOLID STATE TECHNOLOGY, 2009, 52 (05) : 6 - 6
  • [10] High accuracy 65nm OPC verification: Full process window model vs. critical failure ORC
    Borjon, A
    Belledent, K
    Shang, SD
    Toublan, O
    Miramond, C
    Patterson, K
    Lucas, K
    Couderc, C
    Rody, Y
    Sundermann, F
    Urbani, JC
    Baron, S
    Trouiller, Y
    Schiavone, P
    [J]. Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 1190 - 1201