共 50 条
- [21] Infrastructure for successful BEOL yield ramp, transfer to, manufacturing, and DFM characterization at 65nm and below [J]. IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (03): : 232 - 239
- [23] Design challenges at 65nm and beyond [J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1466 - 1467
- [24] Lithography strategy for 65nm node [J]. PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY IX, 2002, 4754 : 1 - 14
- [26] GHz Asynchronous SRAM in 65nm [J]. ASYNC: 2009 15TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2009, : 78 - 87
- [27] A Study of 65nm Silicon Etch [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 711 - 715
- [28] Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS [J]. 2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 1016 - 1019
- [29] A bandgap reference in 65nm CMOS [J]. 7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
- [30] DFM Issues for 65nm and Beyond [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 318 - 322