Enhanced model based OPC for 65nm and below

被引:0
|
作者
Word, J [1 ]
Cobb, NB [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
关键词
OPC; model based; fragmentation; rules based; optical proximity correction;
D O I
暂无
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Current model based OPC software operates under a set of simple guiding principles. First, a design is fragmented into finitely sized segments, the sizes and numbers of which are limited by run-time and mask constraints. Within each fragment the intensity (aerial image) and edge-placement error (EPE) are calculated at a single location. Finally, the length of the entire fragment is moved to correct for the EPE at that location. Although the computation of intensity and EPE are "model based", the fragmentation and simulation site placement are typically "rules based". Problems with this methodology can arise whenever the location of the fragments and simulation points are non-optimal. This can be of particular concern with very low-k1 lithography employing hard off-axis illumination, where aerial image "ripples" are a known issue. The authors will propose several solutions to these issues involving model based optimization and placement of fragments and simulation sites.
引用
收藏
页码:XXI / XXX
页数:10
相关论文
共 50 条
  • [21] Infrastructure for successful BEOL yield ramp, transfer to, manufacturing, and DFM characterization at 65nm and below
    Yeric, G
    Cohen, E
    Garcia, J
    Davis, K
    Salem, E
    Green, G
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (03): : 232 - 239
  • [22] European 65nm CMOS disclosed
    不详
    [J]. ELECTRONICS WORLD, 2003, 109 (1812): : 8 - 8
  • [23] Design challenges at 65nm and beyond
    Kahng, Andrew B.
    [J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1466 - 1467
  • [24] Lithography strategy for 65nm node
    Borodovsky, Y
    Schenker, R
    Allen, G
    Tejnil, E
    Hwang, D
    Lo, FC
    Singh, V
    Gleason, R
    Brandenburg, J
    Bigwood, R
    [J]. PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY IX, 2002, 4754 : 1 - 14
  • [25] 65nm工艺及其设备
    翁寿松
    [J]. 电子工业专用设备, 2006, (02) : 18 - 20
  • [26] GHz Asynchronous SRAM in 65nm
    Dama, Jonathan
    Lines, Andrew
    [J]. ASYNC: 2009 15TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2009, : 78 - 87
  • [27] A Study of 65nm Silicon Etch
    Zhao, Lin-Lin
    Huang, Yi
    Han, Bao-Dong
    Zhang, Hai-Yang
    Han, Qiu-Hua
    Chang, Shih-Mou
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 711 - 715
  • [28] Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS
    Shanta, Aysha S.
    Majumder, Md. Badruddoja
    Hasan, Md Sakib
    Uddin, Mesbah
    Rose, Garrett S.
    [J]. 2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 1016 - 1019
  • [29] A bandgap reference in 65nm CMOS
    Zhang Jun-an
    Li Guang-jun
    Yan Bo
    Luo Pu
    Yang Yu-jun
    Zhang Rui-tao
    Li Xi
    [J]. 7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [30] DFM Issues for 65nm and Beyond
    Kawa, Jamil
    Chiang, Charles
    [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 318 - 322