Design challenges at 65nm and beyond

被引:0
|
作者
Kahng, Andrew B. [1 ]
机构
[1] Univ Calif San Diego, La Jolla, CA 92093 USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Semiconductor manufacturing technology faces ever-greater challenges of pitch, mobility, variability, leakage, and reliability. To enable cost-effective continuation of the semiconductor roadmap, there is greater need for design technology to provide "equivalent scaling", and for product-specific design innovation (multi-core architecture, software support, beyond-die integration, etc.) to provide "more than Moore" scaling. Design challenges along the road to 45nm include variability and power management, and leverage of design-manufacturing synergies. Potential solutions include "design for manufacturability" bridges between chip implementation and manufacturing know-how.
引用
收藏
页码:1466 / 1467
页数:2
相关论文
共 50 条
  • [1] Metastability challenges for 65nm and beyond; Simulation and measurements
    Beer, Salomon
    Ginosar, Ran
    Cox, Jerome
    Chaney, Tom
    Zar, David M.
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1297 - 1302
  • [2] Challenges and solutions for trench lithography beyond 65nm node
    Lu, Zhijian
    Ho, Chi-Chien
    Mason, Mark
    Anderson, Andrew
    Mckee, Randy
    Jackson, Ricky
    Zhu, Cynthia
    Terry, Mark
    [J]. DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [3] Challenges for inline elemental characterization at 65nm node and beyond
    Godwin, M
    [J]. ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 487 - 490
  • [4] Opportunities and challenges in building silicon products in 65nm and beyond
    Spirakis, GS
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 2 - 2
  • [5] Design and process limited yield at the 65nm node and beyond
    Monahan, K
    Trafas, B
    [J]. Design and Process Integration for Microelectronic Manufacturing III, 2005, 5756 : 230 - 239
  • [6] DFM Issues for 65nm and Beyond
    Kawa, Jamil
    Chiang, Charles
    [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 318 - 322
  • [7] Lithography oriented Dff for 65nm and beyond
    Kyoh, S.
    Kotani, T.
    Kobayashi, S.
    Ikeuchi, A.
    Inoue, S.
    [J]. DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [8] Process Variability at the 65nm node and Beyond
    Nassif, Sani R.
    [J]. PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 1 - 7
  • [9] Role of test in yield learning for 65nm and beyond
    Taneja, Sanjiv
    [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 1097 - 1097
  • [10] Role of test in yield learning for 65nm and beyond
    [J]. 2006 IEEE International Test Conference, Vols 1 and 2, 2006, : 1094 - 1094