共 50 条
- [1] Metastability challenges for 65nm and beyond; Simulation and measurements [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1297 - 1302
- [2] Challenges and solutions for trench lithography beyond 65nm node [J]. DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
- [3] Challenges for inline elemental characterization at 65nm node and beyond [J]. ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 487 - 490
- [4] Opportunities and challenges in building silicon products in 65nm and beyond [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 2 - 2
- [5] Design and process limited yield at the 65nm node and beyond [J]. Design and Process Integration for Microelectronic Manufacturing III, 2005, 5756 : 230 - 239
- [6] DFM Issues for 65nm and Beyond [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 318 - 322
- [7] Lithography oriented Dff for 65nm and beyond [J]. DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
- [8] Process Variability at the 65nm node and Beyond [J]. PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 1 - 7
- [9] Role of test in yield learning for 65nm and beyond [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 1097 - 1097
- [10] Role of test in yield learning for 65nm and beyond [J]. 2006 IEEE International Test Conference, Vols 1 and 2, 2006, : 1094 - 1094