Design challenges at 65nm and beyond

被引:0
|
作者
Kahng, Andrew B. [1 ]
机构
[1] Univ Calif San Diego, La Jolla, CA 92093 USA
来源
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3 | 2007年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Semiconductor manufacturing technology faces ever-greater challenges of pitch, mobility, variability, leakage, and reliability. To enable cost-effective continuation of the semiconductor roadmap, there is greater need for design technology to provide "equivalent scaling", and for product-specific design innovation (multi-core architecture, software support, beyond-die integration, etc.) to provide "more than Moore" scaling. Design challenges along the road to 45nm include variability and power management, and leverage of design-manufacturing synergies. Potential solutions include "design for manufacturability" bridges between chip implementation and manufacturing know-how.
引用
收藏
页码:1466 / 1467
页数:2
相关论文
共 50 条
  • [21] Optical mask inspection Strategy for 65nm node and beyond
    Chung, DH
    Ohira, K
    Yoshioka, N
    Matsumura, K
    Tojo, T
    Otaki, M
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 320 - 329
  • [22] The challenges of image placement and overlay at the 90nm and 65nm nodes
    Trybula, WJ
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 286 - 292
  • [23] The challenges of image placement and overlay at the 90nm and 65nm nodes
    Trybula, Walter J.
    Proc SPIE Int Soc Opt Eng, 1600, (286-292):
  • [24] Challenges in 65nm poly, RX and STI defect learning
    Yu, Chienfan
    Ayala, Javier
    Tran, Cung
    Gay, James
    Santiago, Anthony
    Meyette, Eric
    Hampton, Elizabeth
    Oakley, Garrett
    Bandy, Kenneth
    McCormack, Timothy
    Venigalla, Rajasekhar
    Scholl, Frederick
    2008 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2008, : 6 - 10
  • [25] Material and integration scaling in the contact module beyond the 65nm node
    Gerritsen, Eric
    ADVANCED METALLIZATION CONFERENCE 2006 (AMC 2006), 2007, : 597 - 603
  • [26] Extending PVD copper barrier process beyond 65nm technology
    Ho, P
    Kelkar, U
    Sundarrajan, A
    Tseng, J
    Parikh, S
    Gung, TJ
    Hammond, N
    Fu, XY
    Bhatnagar, A
    Forster, J
    Armacost, M
    Gopalraja, P
    Fu, JM
    Yu, J
    Advanced Metallization Conference 2005 (AMC 2005), 2006, : 421 - 427
  • [27] New guideline of Vdd and Vth scaling for 65nm technology and beyond
    Morifuji, E
    Yoshida, T
    Tsuno, H
    Kikuchi, Y
    Matsuda, S
    Yamada, S
    Noguchi, T
    Kakumu, M
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 164 - 165
  • [28] Advanced Cu barrier/seed development for 65nm technology and beyond
    Ding, PJ
    Gopalraja, P
    Fu, JM
    Yu, J
    Xu, Z
    Chen, FS
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 486 - 488
  • [29] Mask inspection technology for 65nm (hp) technology node and beyond
    Tojo, T
    Hirano, R
    Inoue, H
    Imai, S
    Yoshioka, N
    Ohira, K
    Chung, DH
    Terasawa, T
    Characterization and Metrology for ULSI Technology 2005, 2005, 788 : 457 - 467
  • [30] 65nm - Why bother?
    New Electron, 2006, 10 (05):