共 50 条
- [31] Challenges in gate level modeling for delay and SI at 65nm and below 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 468 - 473
- [33] Progress on 65nm process INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2004, 34 (03): : 178 - 178
- [34] SOC design challenges in a multi-threaded 65nm dual core Xeon® MP processor IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 217 - +
- [35] A Spatial-LDI Δ-Σ LNA Design in 65nm CMOS 2024 INTERNATIONAL APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY SYMPOSIUM, ACES 2024, 2024,
- [36] Gilbert Cell Mixer Design in 65nm CMOS Technology 2017 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC ENGINEERING (ICEEE 2017), 2017, : 67 - 72
- [37] Radiation Tolerant SRAM Cell Design in 65nm Technology Journal of Electronic Testing, 2021, 37 : 255 - 262
- [38] Combining OPC and design for printability into 65nm logic designs DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING II, 2004, 5379 : 158 - 169
- [39] Rigorous extraction of process variations for 65nm CMOS design ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 89 - +
- [40] The Timing Control Design of 65nm Block RAM in FPGA 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,