Design challenges at 65nm and beyond

被引:0
|
作者
Kahng, Andrew B. [1 ]
机构
[1] Univ Calif San Diego, La Jolla, CA 92093 USA
来源
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3 | 2007年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Semiconductor manufacturing technology faces ever-greater challenges of pitch, mobility, variability, leakage, and reliability. To enable cost-effective continuation of the semiconductor roadmap, there is greater need for design technology to provide "equivalent scaling", and for product-specific design innovation (multi-core architecture, software support, beyond-die integration, etc.) to provide "more than Moore" scaling. Design challenges along the road to 45nm include variability and power management, and leverage of design-manufacturing synergies. Potential solutions include "design for manufacturability" bridges between chip implementation and manufacturing know-how.
引用
收藏
页码:1466 / 1467
页数:2
相关论文
共 50 条
  • [31] Challenges in gate level modeling for delay and SI at 65nm and below
    Keller, Igor
    Tam, King Ho
    Kariat, Vinod
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 468 - 473
  • [32] 65nm超频对决
    考拉
    电脑自做, 2007, (05) : 84 - 91
  • [33] Progress on 65nm process
    不详
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2004, 34 (03): : 178 - 178
  • [34] SOC design challenges in a multi-threaded 65nm dual core Xeon® MP processor
    Varada, Raj
    Tam, Simon
    Benoit, John
    Chou, Kris
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 217 - +
  • [35] A Spatial-LDI Δ-Σ LNA Design in 65nm CMOS
    Silva, Nimasha
    Mandal, Soumyajit
    Belostotski, Leonid
    Madanayake, Arjuna
    2024 INTERNATIONAL APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY SYMPOSIUM, ACES 2024, 2024,
  • [36] Gilbert Cell Mixer Design in 65nm CMOS Technology
    Bekkaoui, M. Otmane
    2017 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC ENGINEERING (ICEEE 2017), 2017, : 67 - 72
  • [37] Radiation Tolerant SRAM Cell Design in 65nm Technology
    JianAn Wang
    Xue Wu
    Haonan Tian
    Lixiang Li
    Shuting Shi
    Li Chen
    Journal of Electronic Testing, 2021, 37 : 255 - 262
  • [38] Combining OPC and design for printability into 65nm logic designs
    Lucas, K
    Yuan, CM
    Boone, R
    Strozewski, K
    Porter, J
    Tian, RQ
    Wimmer, K
    Cobb, J
    Wilkinson, B
    Toublan, O
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING II, 2004, 5379 : 158 - 169
  • [39] Rigorous extraction of process variations for 65nm CMOS design
    Zhao, Wei
    Cao, Yu
    Liu, Frank
    Agarwal, Kanak
    Acharyya, Dhruva
    Nassif, Sani
    Nowka, Kevin
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 89 - +
  • [40] The Timing Control Design of 65nm Block RAM in FPGA
    Zhang, Xinrui
    Wang, Jian
    Chen, Dan
    Lai, Jinmei
    Bao, Lichun
    Liu, Xueling
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,